index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
library
/
converterSpice.bck
blob: 8d08b40f131a9c51e5ac07eed39fc24d60d43016 (
plain
)
1
2
3
EESchema-DOCLIB Version 2.0 Date: Tuesday 20 November 2012 09:07:16 AM IST # #End Doc Library