index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
library
/
convergenceAidSpice.bck
blob: b5b05600b5a286adc2b97995678d3646c6ed31f8 (
plain
)
1
2
3
EESchema-DOCLIB Version 2.0 Date: Monday 10 December 2012 09:12:56 AM IST # #End Doc Library