index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
forntEnd
/
setPath.py
blob: 778e6f3d14342de53b8f7b17bf9337865bf1c7f9 (
plain
)
1
2
#!/usr/bin/python OSCAD_HOME="/home/hardik/OSCAD"