index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
README.md
blob: e69de29bb2d1d6434b8b29ae775ad8c2e48c5391 (
plain
)
