rc1.ckt « ckt « LPCSim « LPCSim « OSCAD - FreeEDA/.git - Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)

summary refs log tree commit diff

path: root/OSCAD/LPCSim/LPCSim/ckt/rc1.ckt

blob: 3793f46ee775462d22013300b4a41d957a9cc77d (plain)

V1 1 0 dc 5
R1 1 2 1000
R2 2 3 1000
C1 3 0 0.1e-6 ic=3 
.tran 0 0.5e-3 0.01e-3 UIC 
.ic v(2)=1
.print v(3)
.end