index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
slewRateExample
/
slewRateExample.proj
blob: c78c533ca4f7fb783af4130328cb5726bf41e080 (
plain
)
1
schematicFile InvertingAmplifier.sch
