index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
slewRateExample
/
analysis
blob: f6359597dcf69e40080f2b5f2c33e39a5e8aa630 (
plain
)
1
.tran 1e-09 1e-06 0e-00