index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
simpleTTL
/
simpleTTL.proj
blob: 72370e2e723ec256ab5dd22ce3b9e0b47db42076 (
plain
)
1
schematicFile simpleTTL.sch
