index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
simpleTTL
/
analysis
blob: bf5e6329c91748605af832ab15c9ad2d93cffe5e (
plain
)
1
.tran 10e-09 1e-06 0e-00
