analysis « example_5.9 « chapter_5 « sedra_smith « Examples « OSCAD - FreeEDA/.git - Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)

summary refs log tree commit diff

path: root/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/analysis

blob: 48302a3af594c5e4d3e4e11e1f5d4dcc5f69d90b (plain)

1	`.tran 2e-03 4e-03 0e-00`