analysis « example_5.7 « chapter_5 « sedra_smith « Examples « OSCAD - FreeEDA/.git - Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)

summary refs log tree commit diff

path: root/OSCAD/Examples/sedra_smith/chapter_5/example_5.7/analysis

blob: 234e7591c553fd25a059cde4fb36cbb427782026 (plain)


.ac lin 10 1Hz 1Meg


.end
.control
run
.endc