index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
sedra_smith
/
chapter_3
/
example_3.12
/
analysis
blob: aa8d0059f2d2942276dd1dc2000b14ecbe084bb2 (
plain
)
1
.dc v3 0e-00 5e-00 1e-00
