analysis « example_3.1 « chapter_3 « sedra_smith « Examples « OSCAD - FreeEDA/.git - Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)

summary refs log tree commit diff

path: root/OSCAD/Examples/sedra_smith/chapter_3/example_3.1/analysis

blob: 395e2058ae29acde502c8c48ff21bda494f4b73b (plain)

1	`.dc v2 0e-00 15e-00 15e-00`