index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
sedra_smith
/
chapter_3
/
example3.4
/
example3.4.proj
blob: 9978f31dd54db46eac76c39870a30a2bdc3d2945 (
plain
)
1
schematicFile example3.4.sch