index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
nodalExample_plot
/
nodalExample_plot.proj
blob: 0f13a25a9468a10c2b4fd404295d44498e6c57d6 (
plain
)
1
schematicFile nodalExample_plot.sch
