index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
nodalExample_plot
/
analysis
blob: 7dd51c67744a902c41b2f627a38a3de02674cf85 (
plain
)
1
.dc i1 0e-00 10e-00 1e-00
