index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
modifiedNodalExample
/
modifiedNodalExample.proj
blob: a5a0162e56755f48eb29de956fabd89175fada55 (
plain
)
1
schematicFile modifiedNodalExample.sch
