index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
linear1
/
linear1.proj
blob: e532113b83a8bce43871a88c8b68fda94c2b6219 (
plain
)
1
schematicFile linear1.sch
