index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
frequencyDivider
/
analysis
blob: 1f89c69b25ba67ebab1b15c887972b6e2044717f (
plain
)
1
.tran 50e-09 5e-06 0e-00
