index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
RC_ac
/
analysis
blob: 2f4e6f2b3afa8474fe1463aecfea49264d525ac4 (
plain
)
1
2
.ac lin 10 1Hz 10Meg
