index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
RC_ac
/
RC_ac.proj
blob: 3b990b8a2446bda51c37d8f2297ceedefc10d33d (
plain
)
1
schematicFile RC_ac.sch
