index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
RC
/
analysis
blob: 4d268114c38fe60470777be41e020c919453b2e5 (
plain
)
1
.tran 5e-03 30e-03 0e-00
