index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
RC
/
RC.proj
blob: 396e6d057c1c6fc2beda9afcee5bb716dcd8916b (
plain
)
1
schematicFile RC.sch
