index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
FlipFlops
/
analysis
blob: df1e38d09973ed2e998e071ce8730b1ea13b3c13 (
plain
)
1
.tran 10e-03 4e-00 0e-00
