index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
FlipFlops
/
FlipFlops.proj
blob: cc7b7c90cb2a2c585f4ba79103b0705ad72274d7 (
plain
)
1
schematicFile FlipFlops.sch
