index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
BJT_amplifier
/
analysis
blob: b49cde49543562bb1c4e2a55cfb7dc5a0dd9fc42 (
plain
)
1
2
.ac dec 100 100Hz 10KHz