index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
BJT_amplifier
/
BJT_amplifier.proj
blob: 79be1da2f2e88b17b03f57bd0af4af1aafe00f36 (
plain
)
1
schematicFile tp.sch
