index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
FreeEDA
/
LPCSim
/
LPCSim
/
ckt
/
ForwardBiasedDiode.ckt
blob: 450166516a823ae7efee99260b050d97b0b59050 (
plain
)
1
2
3
4
5
6
* Diode in forward biased V1 1 0 dc 1 D1 1 2 mymodel (1e-8 0.026) R1 2 0 100 .op .end