analysis « example_5.10 « chapter_5 « sedra_smith « Examples « FreeEDA - FreeEDA/.git - Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)

summary refs log tree commit diff

path: root/FreeEDA/Examples/sedra_smith/chapter_5/example_5.10/analysis

blob: 63f4a40eeb7b390c265268cb34314697369bbcec (plain)


.ac lin 20 1Hz 10Meg


.end
.control
run
.endc