analysis « example_4.5 « chapter_4 « sedra_smith « Examples « FreeEDA - FreeEDA/.git - Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)

summary refs log tree commit diff

path: root/FreeEDA/Examples/sedra_smith/chapter_4/example_4.5/analysis

blob: f74e3c8b43ee2fe9094615a20d4f08b2ac204b3a (plain)

1	`.dc v1 0e-00 10e-00 1e-00`