index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
FreeEDA
/
Examples
/
sedra_smith
/
chapter_3
/
example_3.9
/
analysis
blob: 7946c357a4a9152f760d4e9d33c33de67e9d62c1 (
plain
)
1
.dc v1 0e-00 5e-00 5e-03
