analysis « example_2.5 « chapter_2 « sedra_smith « Examples « FreeEDA - FreeEDA/.git - Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)

summary refs log tree commit diff

path: root/FreeEDA/Examples/sedra_smith/chapter_2/example_2.5/analysis

blob: 0a70a74a05679a5171b4018e7d5738b3c91f6055 (plain)

1	`.dc v1 0e-00 5e-00 1e-00`