summaryrefslogtreecommitdiff
path: root/FreeEDA/Examples/bridgeRectifier/bridgeRectifier.cir.ckt.sol
blob: d25e686cba9ca312c917e9f775669634718b0810 (plain)
1
2
3
4
5
6
7
8
Name	 Source	 Sink	       Voltage	       Current
----------------------------------------------------------
V	 3	 1	    0.0000000000    0.0000000000
R	 4	 0	    0.0000000000    0.0000000000
D	 0	 3	   -0.0000000000    0.0000000000
D	 0	 1	   -0.0000000000    0.0000000000
D	 1	 4	    0.0000000000    0.0000000000
D	 3	 4	    0.0000000000    0.0000000000