blob: f5401453ffa4a57aa4640cfd88d5583f1c147c8b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
|
/******************************************************************************
*
* Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of version 2 of the GNU General Public License as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along with
* this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
*
*
******************************************************************************/
//============================================================
// File Name: Hal8188EReg.h
//
// Description:
//
// This file is for RTL8188E register definition.
//
//
//============================================================
#ifndef __HAL_8188E_REG_H__
#define __HAL_8188E_REG_H__
//
// Register Definition
//
#define TRX_ANTDIV_PATH 0x860
#define RX_ANTDIV_PATH 0xb2c
#define ODM_R_A_AGC_CORE1_8188E 0xc50
//
// Bitmap Definition
//
#define BIT_FA_RESET_8188E BIT0
#define REG_DBI_WDATA_8188 0x0348 // DBI Write Data
#define REG_DBI_RDATA_8188 0x034C // DBI Read Data
#define REG_DBI_ADDR_8188 0x0350 // DBI Address
#define REG_DBI_FLAG_8188 0x0352 // DBI Read/Write Flag
#define REG_MDIO_WDATA_8188E 0x0354 // MDIO for Write PCIE PHY
#define REG_MDIO_RDATA_8188E 0x0356 // MDIO for Reads PCIE PHY
#define REG_MDIO_CTL_8188E 0x0358 // MDIO for Control
#endif
|
