1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
|
/*++
linux/include/asm-arm/arch-wmt/wmt_rtc.h
Copyright (c) 2008 WonderMedia Technologies, Inc.
This program is free software: you can redistribute it and/or modify it under the
terms of the GNU General Public License as published by the Free Software Foundation,
either version 2 of the License, or (at your option) any later version.
This program is distributed in the hope that it will be useful, but WITHOUT
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A
PARTICULAR PURPOSE. See the GNU General Public License for more details.
You should have received a copy of the GNU General Public License along with
this program. If not, see <http://www.gnu.org/licenses/>.
WonderMedia Technologies, Inc.
10F, 529, Chung-Cheng Road, Hsin-Tien, Taipei 231, R.O.C.
--*/
/* Be sure that virtual mapping is defined right */
#ifndef __ASM_ARCH_HARDWARE_H
#error "You must include hardware.h, not wmt_rtc.h"
#endif
#ifndef __WMT_RTC_H
#define __WMT_RTC_H
/******************************************************************************
*
* Define the register access macros.
*
* Note: Current policy in standalone program is using register as a pointer.
*
******************************************************************************/
#include "wmt_mmap.h"
/******************************************************************************
*
* WMT Real Time Clock Base Address.
*
******************************************************************************/
#ifdef __RTC_BASE
#error "__RTC_BASE has already been defined in another file."
#endif
#define __RTC_BASE RTC_BASE_ADDR
/******************************************************************************
*
* macros to translate to/from binary and binary-coded decimal
*
******************************************************************************/
#define BCD2BIN(x) (((x)&0x0f) + ((x) >> 4)*10)
#define BIN2BCD(x) ((((x)/10) << 4) + (x)%10)
/******************************************************************************
*
* WMT Real Time Clock (RTC) control registers.
*
* Registers Abbreviations:
*
* RTTS_REG RTC Time Set Register.
*
* RTDS_REG RTC Date Set Register.
*
* RTAS_REG RTC Alarm Set Register.
*
* RTCC_REG RTC Control Register.
*
* RTCT_REG RTC Current Time Register.
*
* RTCD_REG RTC Current Date Register.
*
* RTWS_REG RTC Write Status Register.
*
* RTTM_REG RTC Test Mode Register.
*
* RTTC_REG RTC Time Calibration Register.
*
* RTIS_REG RTC Interrupt Status Register.
*
******************************************************************************/
/******************************************************************************
*
* Address constant for each register.
*
******************************************************************************/
#define RTTS_ADDR (__RTC_BASE + 0x00)
#define RTDS_ADDR (__RTC_BASE + 0x04)
#define RTAS_ADDR (__RTC_BASE + 0x08)
#define RTCC_ADDR (__RTC_BASE + 0x0C)
#define RTCT_ADDR (__RTC_BASE + 0x10)
#define RTCD_ADDR (__RTC_BASE + 0x14)
#define RTWS_ADDR (__RTC_BASE + 0x18)
#define RTTM_ADDR (__RTC_BASE + 0x1C)
#define RTTC_ADDR (__RTC_BASE + 0x20)
#define RTIS_ADDR (__RTC_BASE + 0x24)
#define RTSR_ADDR (__RTC_BASE + 0x28)
/******************************************************************************
*
* Register pointer.
*
******************************************************************************/
#define RTTS_REG (REG32_PTR(RTTS_ADDR))
#define RTDS_REG (REG32_PTR(RTDS_ADDR))
#define RTAS_REG (REG32_PTR(RTAS_ADDR))
#define RTCC_REG (REG32_PTR(RTCC_ADDR))
#define RTCT_REG (REG32_PTR(RTCT_ADDR))
#define RTCD_REG (REG32_PTR(RTCD_ADDR))
#define RTWS_REG (REG32_PTR(RTWS_ADDR))
#define RTTM_REG (REG32_PTR(RTTM_ADDR))
#define RTTC_REG (REG32_PTR(RTTC_ADDR))
#define RTIS_REG (REG32_PTR(RTIS_ADDR))
#define RTSR_REG (REG32_PTR(RTSR_ADDR))
/*16'h002c-16'hFFFF Reserved (Read-only, all zeros) */
/******************************************************************************
*
* Register value.
*
******************************************************************************/
#define RTTS_VAL (REG32_VAL(RTTS_ADDR))
#define RTDS_VAL (REG32_VAL(RTDS_ADDR))
#define RTAS_VAL (REG32_VAL(RTAS_ADDR))
#define RTCC_VAL (REG32_VAL(RTCC_ADDR))
#define RTCT_VAL (REG32_VAL(RTCT_ADDR))
#define RTCD_VAL (REG32_VAL(RTCD_ADDR))
#define RTWS_VAL (REG32_VAL(RTWS_ADDR))
#define RTTM_VAL (REG32_VAL(RTTM_ADDR))
#define RTTC_VAL (REG32_VAL(RTTC_ADDR))
#define RTIS_VAL (REG32_VAL(RTIS_ADDR))
#define RTSR_VAL (REG32_VAL(RTSR_ADDR))
/*16'h002c-16'hFFFF Reserved (Read-only, all zeros) */
/******************************************************************************
*
* RTTS_REG RTC Time Set Register bits functions.
*
******************************************************************************/
#define RTTS_OSEC (BIT0 | BIT1 | BIT2 | BIT3) /* One digit */
#define RTTS_TSEC (BIT4 | BIT5 | BIT6) /* Ten digit */
#define RTTS_OMIN (BIT7 | BIT8 | BIT9 | BIT10)
#define RTTS_TMIN (BIT11 | BIT12 | BIT13)
#define RTTS_OHOUR (BIT14 | BIT15 | BIT16 | BIT17)
#define RTTS_THOUR (BIT18 | BIT19)
#define RTTS_WDAY (BIT20 | BIT21 | BIT22) /* wday */
#define RTTS_TIME 0x7FFFFF /* Bits 0-22 */
/* Bits 23-31: Reserved */
/* BIN2BCD macros
* in : sec, min, hour, wday (in binary)
* out : RTTS_VAL
*/
#define RTTS_SEC(x) ((BIN2BCD(x) << 0) & (RTTS_OSEC | RTTS_TSEC))
#define RTTS_MIN(x) ((BIN2BCD(x) << 7) & (RTTS_OMIN | RTTS_TMIN))
#define RTTS_HOUR(x) ((BIN2BCD(x) << 14) & (RTTS_OHOUR | RTTS_THOUR))
#define RTTS_DAY(x) ((BIN2BCD(x) << 20) & RTTS_WDAY)
/******************************************************************************
*
* RTDS_REG RTC Date Set Register bits functions.
*
******************************************************************************/
#define RTDS_ODAY (BIT0 | BIT1 | BIT2 | BIT3) /* One digit */
#define RTDS_TDAY (BIT4 | BIT5) /* Ten digit */
#define RTDS_OMON (BIT6 | BIT7 | BIT8 | BIT9)
#define RTDS_TMON BIT10
#define RTDS_OYEAR (BIT11 | BIT12 | BIT13 | BIT14)
#define RTDS_TYEAR (BIT15 | BIT16 | BIT17 | BIT18)
#define RTDS_CEN BIT19
#define RTDS_DATE 0x000FFFFF /* Bits 0-19 */
/* Bits 20-31: Reserved */
/* BIN2BCD macros
* in : mday, mon, year, century (in binary)
* out : RTDS_VAL
*/
#define RTDS_MDAY(x) ((BIN2BCD(x) << 0) & (RTDS_ODAY | RTDS_TDAY))
#define RTDS_MON(x) ((BIN2BCD(x) << 6) & (RTDS_OMON | RTDS_TMON))
#define RTDS_YEAR(x) ((BIN2BCD(x) << 11) & (RTDS_OYEAR | RTDS_TYEAR))
#define RTDS_CENT(x) ((BIN2BCD(x) << 19) & RTDS_CEN)
/******************************************************************************
*
* RTAS_REG RTC Alarm Set Register bits functions.
*
******************************************************************************/
#define RTAS_OSEC (BIT0 | BIT1 | BIT2 | BIT3) /* One digit */
#define RTAS_TSEC (BIT4 | BIT5 | BIT6) /* Ten digit */
#define RTAS_OMIN (BIT7 | BIT8 | BIT9 | BIT10)
#define RTAS_TMIN (BIT11 | BIT12 | BIT13)
#define RTAS_OHOUR (BIT14 | BIT15 | BIT16 | BIT17)
#define RTAS_THOUR (BIT18 | BIT19)
#define RTAS_ODAY (BIT20 | BIT21 | BIT22 | BIT23) /* mday */
#define RTAS_TDAY (BIT24 | BIT25)
#define RTAS_ALMASK 0x03FFFFFF /* Bits 0-25 */
#define RTAS_CMPSEC BIT26
#define RTAS_CMPMIN BIT27
#define RTAS_CMPHOUR BIT28
#define RTAS_CMPDAY BIT29
#define RTAS_CMPMASK (BIT26 | BIT27 | BIT28 | BIT29)
/* Bits 30-31: Reserved */
/* BIN2BCD macros
* in : sec, min, hour, mday (in binary)
* out : RTAS_VAL
*/
#define RTAS_SEC(x) ((BIN2BCD(x) << 0) & (RTAS_OSEC | RTAS_TSEC))
#define RTAS_MIN(x) ((BIN2BCD(x) << 7) & (RTAS_OMIN | RTAS_TMIN))
#define RTAS_HOUR(x) ((BIN2BCD(x) << 14) & (RTAS_OHOUR | RTAS_THOUR))
#define RTAS_DAY(x) ((BIN2BCD(x) << 20) & (RTAS_ODAY | RTAS_TDAY))
/******************************************************************************
*
* RTCC_REG RTC Control Register bit function.
*
******************************************************************************/
#define RTCC_ENA BIT0 /* Real Time Clock Enable */
#define RTCC_12HR BIT1 /* Time Format 1:12-hour 0:24-hour */
#define RTCC_INTENA BIT2 /* Sec/Min Interrupt Request Enable */
#define RTCC_INTTYPE BIT3 /* Sec/Min Type Select
* 0:Generate interrupt every minute.
* 1:Generate interrupt every sec. */
#define RTCC_CALIBRATION BIT4 /* Calibration Enable */
#define RTCC_CTRLMASK 0x1F /* Bits 0-4 */
/* Bits 5-31: Reserved */
/******************************************************************************
*
* RTCT_REG RTC Current Time Register bits definitions.
*
******************************************************************************/
#define RTCT_OSEC (BIT0 | BIT1 | BIT2 | BIT3) /* One digit */
#define RTCT_TSEC (BIT4 | BIT5 | BIT6) /* Ten digit */
#define RTCT_OMIN (BIT7 | BIT8 | BIT9 | BIT10)
#define RTCT_TMIN (BIT11 | BIT12 | BIT13)
#define RTCT_OHOUR (BIT14 | BIT15 | BIT16 | BIT17)
#define RTCT_THOUR (BIT18 | BIT19)
#define RTCT_WDAY (BIT20 | BIT21 | BIT22) /* wday */
/* Bits 23-30: Reserved */
#define RTCT_INVALID BIT31 /* 1:invalid */
/* BCD2BIN macros
* in : RTCT_VAL
* out : sec, min, hour, wday (in binary)
*/
#define RTCT_SEC(x) BCD2BIN(((x) & (RTCT_OSEC | RTCT_TSEC)) >> 0)
#define RTCT_MIN(x) BCD2BIN(((x) & (RTCT_OMIN | RTCT_TMIN)) >> 7)
#define RTCT_HOUR(x) BCD2BIN(((x) & (RTCT_OHOUR | RTCT_THOUR)) >> 14)
#define RTCT_DAY(x) BCD2BIN(((x) & (RTCT_WDAY)) >> 20)
/******************************************************************************
*
* RTCD_REG RTC Current Date Register bits definitions.
*
******************************************************************************/
#define RTCD_ODAY (BIT0 | BIT1 | BIT2 | BIT3) /* One digit */
#define RTCD_TDAY (BIT4 | BIT5) /* Ten digit */
#define RTCD_OMON (BIT6 | BIT7 | BIT8 | BIT9)
#define RTCD_TMON BIT10
#define RTCD_OYEAR (BIT11 | BIT12 | BIT13 | BIT14)
#define RTCD_TYEAR (BIT15 | BIT16 | BIT17 | BIT18)
#define RTCD_CEN BIT19
/* Bits 20-30: Reserved */
#define RTCD_INVALID BIT31 /* 1:invalid */
/* BCD2BIN macros
* in : RTCD_VAL
* out : mday, mon, year, century (in binary)
*/
#define RTCD_MDAY(x) BCD2BIN(((x) & (RTCD_ODAY | RTCD_TDAY)) >> 0)
#define RTCD_MON(x) BCD2BIN(((x) & (RTCD_OMON | RTCD_TMON)) >> 6)
#define RTCD_YEAR(x) BCD2BIN(((x) & (RTCD_OYEAR | RTCD_TYEAR)) >> 11)
#define RTCD_CENT(x) BCD2BIN(((x) & (RTCD_CEN)) >> 19)
/******************************************************************************
*
* RTWS_REG RTC Write Status Register bits definitions.
*
******************************************************************************/
#define RTWS_TIMESET BIT0 /* RTC Time Set Register Busy */
#define RTWS_DATESET BIT1 /* RTC Date Set Register Busy */
#define RTWS_ALARMSET BIT2 /* RTC Alarm Set Register Busy */
#define RTWS_CONTROL BIT3 /* RTC Control Register Busy */
#define RTWS_TESTMODE BIT4 /* RTC Test Mode Register Busy */
#define RTWS_CALIBRATION BIT5 /* RTC Time Calibration Register Busy */
/* Bits 6-30: Reserved */
/******************************************************************************
*
* RTTM_REG RTC Test Mode Register bit definition.
*
******************************************************************************/
#define RTTM_ENABLE BIT0 /* RTC Test Mode Enable */
#define RTTM_TESTMASK 0x01 /* Bits 0 only now */
/* Bits 1-30: Reserved */
/******************************************************************************
*
* RTTC_REG RTC Time Calibration Register bits definitions.
*
******************************************************************************/
/* Calibration value Bit0-14 If all one(0x7FFF), means add or sub one second. */
#define RTTC_VALUEMASK 0x7FFF
#define RTTC_TYPE BIT15
#define RTTC_CALIMASK 0xFFFF /* Bits 0-15 */
/* Bits 16-30: Reserved */
/******************************************************************************
*
* RTIS_REG RTC Interrupt Status bits definition.
*
******************************************************************************/
#define RTIS_ALARM BIT0 /* RTC Alarm interrupt */
#define RTIS_UPDATE BIT1 /* RTC sec/min update interrupt */
/* Bits 2-31: Reserved */
/******************************************************************************
*
* RTSR_REG RTC RTC Status Register bits definition.
*
******************************************************************************/
#define RTSR_VAILD BIT0 /* RTC Vaild Time status */
/* Bits 1-31: Reserved */
#endif /* __WMT_RTC_H */
|
