summaryrefslogtreecommitdiff
path: root/ANDROID_3.4.5/arch/arm/mach-omap2/clkt2xxx_dpll.c
diff options
context:
space:
mode:
authorSrikant Patnaik2015-01-11 12:28:04 +0530
committerSrikant Patnaik2015-01-11 12:28:04 +0530
commit871480933a1c28f8a9fed4c4d34d06c439a7a422 (patch)
tree8718f573808810c2a1e8cb8fb6ac469093ca2784 /ANDROID_3.4.5/arch/arm/mach-omap2/clkt2xxx_dpll.c
parent9d40ac5867b9aefe0722bc1f110b965ff294d30d (diff)
downloadFOSSEE-netbook-kernel-source-871480933a1c28f8a9fed4c4d34d06c439a7a422.tar.gz
FOSSEE-netbook-kernel-source-871480933a1c28f8a9fed4c4d34d06c439a7a422.tar.bz2
FOSSEE-netbook-kernel-source-871480933a1c28f8a9fed4c4d34d06c439a7a422.zip
Moved, renamed, and deleted files
The original directory structure was scattered and unorganized. Changes are basically to make it look like kernel structure.
Diffstat (limited to 'ANDROID_3.4.5/arch/arm/mach-omap2/clkt2xxx_dpll.c')
-rw-r--r--ANDROID_3.4.5/arch/arm/mach-omap2/clkt2xxx_dpll.c63
1 files changed, 0 insertions, 63 deletions
diff --git a/ANDROID_3.4.5/arch/arm/mach-omap2/clkt2xxx_dpll.c b/ANDROID_3.4.5/arch/arm/mach-omap2/clkt2xxx_dpll.c
deleted file mode 100644
index 1502a7bc..00000000
--- a/ANDROID_3.4.5/arch/arm/mach-omap2/clkt2xxx_dpll.c
+++ /dev/null
@@ -1,63 +0,0 @@
-/*
- * OMAP2-specific DPLL control functions
- *
- * Copyright (C) 2011 Nokia Corporation
- * Paul Walmsley
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-#include <linux/kernel.h>
-#include <linux/errno.h>
-#include <linux/clk.h>
-#include <linux/io.h>
-
-#include <plat/clock.h>
-
-#include "clock.h"
-#include "cm2xxx_3xxx.h"
-#include "cm-regbits-24xx.h"
-
-/* Private functions */
-
-/**
- * _allow_idle - enable DPLL autoidle bits
- * @clk: struct clk * of the DPLL to operate on
- *
- * Enable DPLL automatic idle control. The DPLL will enter low-power
- * stop when its downstream clocks are gated. No return value.
- * REVISIT: DPLL can optionally enter low-power bypass by writing 0x1
- * instead. Add some mechanism to optionally enter this mode.
- */
-static void _allow_idle(struct clk *clk)
-{
- if (!clk || !clk->dpll_data)
- return;
-
- omap2xxx_cm_set_dpll_auto_low_power_stop();
-}
-
-/**
- * _deny_idle - prevent DPLL from automatically idling
- * @clk: struct clk * of the DPLL to operate on
- *
- * Disable DPLL automatic idle control. No return value.
- */
-static void _deny_idle(struct clk *clk)
-{
- if (!clk || !clk->dpll_data)
- return;
-
- omap2xxx_cm_set_dpll_disable_autoidle();
-}
-
-
-/* Public data */
-
-const struct clkops clkops_omap2xxx_dpll_ops = {
- .allow_idle = _allow_idle,
- .deny_idle = _deny_idle,
-};
-