diff options
| author | Anup Kumar Pandey | 2025-06-04 09:26:26 +0000 |
|---|---|---|
| committer | GitHub | 2025-06-04 09:26:26 +0000 |
| commit | abe1b8ce6196365d053cb0bf8c566589e5099104 (patch) | |
| tree | e2aa893a0d193e2f5df62b2053c50619691af19c | |
| parent | 363cf38de5985d9f518bbf1e068beccd60b2f5d6 (diff) | |
| parent | de13d725c1ffd3e0754b22c0070c0a8be8b829e3 (diff) | |
| download | eSim-abe1b8ce6196365d053cb0bf8c566589e5099104.tar.gz eSim-abe1b8ce6196365d053cb0bf8c566589e5099104.tar.bz2 eSim-abe1b8ce6196365d053cb0bf8c566589e5099104.zip | |
Merge branch 'master' into Namespace_error_anup
205 files changed, 22503 insertions, 513 deletions
diff --git a/.readthedocs.yaml b/.readthedocs.yaml new file mode 100644 index 00000000..39f0f289 --- /dev/null +++ b/.readthedocs.yaml @@ -0,0 +1,35 @@ +# Read the Docs configuration file for Sphinx projects +# See https://docs.readthedocs.io/en/stable/config-file/v2.html for details + +# Required +version: 2 + +# Set the OS, Python version and other tools you might need +build: + os: ubuntu-22.04 + tools: + python: "3.12" + # You can also specify other tool versions: + # nodejs: "20" + # rust: "1.70" + # golang: "1.20" + +# Build documentation in the "docs/" directory with Sphinx +sphinx: + configuration: conf.py + # You can configure Sphinx to use a different builder, for instance use the dirhtml builder for simpler URLs + # builder: "dirhtml" + # Fail on all warnings to avoid broken references + # fail_on_warning: true + +# Optionally build your docs in additional formats such as PDF and ePub +# formats: +# - pdf +# - epub + +# Optional but recommended, declare the Python requirements required +# to build your documentation +# See https://docs.readthedocs.io/en/stable/guides/reproducible-builds.html +# python: +# install: +# - requirements: docs/requirements.txt @@ -21,7 +21,7 @@ autodoc_mock_imports = ["PyQt5", "pathmagic", "matplotlib", "numpy"] # -- Project information ----------------------------------------------------- project = u'eSim' -copyright = u'2022, FOSSEE' +copyright = u'2025, FOSSEE' author = u'FOSSEE, IIT Bombay' # The short X.Y version diff --git a/images/dev_docs.png b/images/dev_docs.png Binary files differnew file mode 100644 index 00000000..25459717 --- /dev/null +++ b/images/dev_docs.png @@ -6,6 +6,12 @@ Welcome to eSim's documentation! ================================ +**eSim** is a free/libre and open-source EDA tool for circuit design, simulation, analysis, and PCB design. It is an integrated tool built using free/libre and open-source software such as KiCad, Ngspice, GHDL, OpenModelica, Verilator, Makerchip, and SkyWater SKY130 PDK. + +.. image:: ./images/logo.png + :width: 100px + :target: https://esim.readthedocs.io/en/latest/index.html + .. image:: ./images/ki-ng.png :width: 100px :target: https://esim.readthedocs.io/en/latest/code/kicadtoNgspice.html diff --git a/library/SubcircuitLibrary/74LS95B/74LS95B-cache.lib b/library/SubcircuitLibrary/74LS95B/74LS95B-cache.lib new file mode 100644 index 00000000..340f2a85 --- /dev/null +++ b/library/SubcircuitLibrary/74LS95B/74LS95B-cache.lib @@ -0,0 +1,132 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 P +X ~ 2 250 0 100 L 30 30 2 1 P +X ~ 3 250 0 100 L 30 30 3 1 P +X ~ 4 250 0 100 L 30 30 4 1 P +X ~ 5 250 0 100 L 30 30 5 1 P +X ~ 6 250 0 100 L 30 30 6 1 P +X ~ 7 250 0 100 L 30 30 7 1 P +X ~ 8 250 0 100 L 30 30 8 1 P +X ~ 9 250 0 100 L 30 30 9 1 P +X ~ 10 250 0 100 L 30 30 10 1 P +X ~ 11 250 0 100 L 30 30 11 1 P +X ~ 12 250 0 100 L 30 30 12 1 P +X ~ 13 250 0 100 L 30 30 13 1 P +X ~ 14 250 0 100 L 30 30 14 1 P +X ~ 15 250 0 100 L 30 30 15 1 P +X ~ 16 250 0 100 L 30 30 16 1 P +X ~ 17 250 0 100 L 30 30 17 1 P +X ~ 18 250 0 100 L 30 30 18 1 P +X ~ 19 250 0 100 L 30 30 19 1 P +X ~ 20 250 0 100 L 30 30 20 1 P +X ~ 21 250 0 100 L 30 30 21 1 P +X ~ 22 250 0 100 L 30 30 22 1 P +X ~ 23 250 0 100 L 30 30 23 1 P +X ~ 24 250 0 100 L 30 30 24 1 P +X ~ 25 250 0 100 L 30 30 25 1 P +X ~ 26 250 0 100 L 30 30 26 1 P +ENDDRAW +ENDDEF +# +# d_and +# +DEF d_and U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_and" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_inverter +# +DEF d_inverter U 0 40 Y Y 1 F N +F0 "U" 0 -100 60 H V C CNN +F1 "d_inverter" 0 150 60 H V C CNN +F2 "" 50 -50 60 H V C CNN +F3 "" 50 -50 60 H V C CNN +DRAW +P 4 0 1 0 -100 50 -100 -50 100 0 -100 50 N +X ~ 1 -300 0 200 R 50 50 1 1 I +X ~ 2 300 0 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_nor +# +DEF d_nor U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_nor" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50 +A -25 -124 325 574 323 0 1 0 N 150 150 250 50 +A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50 +P 2 0 1 0 -250 -50 150 -50 N +P 2 0 1 0 -250 150 150 150 N +X IN1 1 -450 100 215 R 50 50 1 1 I +X IN2 2 -450 0 215 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_or +# +DEF d_or U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_or" 0 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50 +A -25 -124 325 574 323 0 1 0 N 150 150 250 50 +A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50 +P 2 0 1 0 -250 -50 150 -50 N +P 2 0 1 0 -250 150 150 150 N +X IN1 1 -450 100 215 R 50 50 1 1 I +X IN2 2 -450 0 215 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_srff +# +DEF d_srff U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_srff" 50 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S 600 550 -600 -600 0 1 0 N +X S 1 -800 400 200 R 50 50 1 1 I +X R 2 -800 -450 200 R 50 50 1 1 I +X Clk 3 -800 0 200 R 50 50 1 1 I C +X Set 4 0 750 200 D 50 50 1 1 I +X Reset 5 0 -800 200 U 50 50 1 1 I +X Out 6 800 400 200 L 50 50 1 1 O +X Nout 7 800 -450 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/74LS95B/74LS95B.cir b/library/SubcircuitLibrary/74LS95B/74LS95B.cir new file mode 100644 index 00000000..edb7331b --- /dev/null +++ b/library/SubcircuitLibrary/74LS95B/74LS95B.cir @@ -0,0 +1,36 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\74LS95B\74LS95B.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 03/23/25 17:25:00 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U11 Net-_U11-Pad1_ Net-_U11-Pad2_ Net-_U11-Pad3_ Net-_U1-Pad14_ /VCC /Q0 ? d_srff +U21 Net-_U19-Pad2_ Net-_U18-Pad3_ Net-_U11-Pad3_ Net-_U1-Pad14_ /VCC /Q2 ? d_srff +U26 Net-_U24-Pad2_ Net-_U23-Pad3_ Net-_U11-Pad3_ Net-_U1-Pad14_ /VCC /Q3 ? d_srff +U6 Net-_U3-Pad3_ Net-_U4-Pad3_ Net-_U11-Pad3_ d_or +U3 Net-_U12-Pad2_ /CP1 Net-_U3-Pad3_ d_and +U4 /S /CP2 Net-_U4-Pad3_ d_and +U8 Net-_U10-Pad3_ Net-_U7-Pad3_ Net-_U11-Pad2_ d_nor +U7 /Ds Net-_U12-Pad2_ Net-_U7-Pad3_ d_and +U10 Net-_U10-Pad1_ /P0 Net-_U10-Pad3_ d_and +U13 Net-_U13-Pad1_ Net-_U12-Pad3_ Net-_U13-Pad3_ d_nor +U12 /Q0 Net-_U12-Pad2_ Net-_U12-Pad3_ d_and +U15 Net-_U10-Pad1_ /P1 Net-_U13-Pad1_ d_and +U18 Net-_U18-Pad1_ Net-_U17-Pad3_ Net-_U18-Pad3_ d_nor +U17 /Q1 Net-_U12-Pad2_ Net-_U17-Pad3_ d_and +U20 Net-_U10-Pad1_ /P2 Net-_U18-Pad1_ d_and +U23 Net-_U23-Pad1_ Net-_U22-Pad3_ Net-_U23-Pad3_ d_nor +U22 /Q2 Net-_U12-Pad2_ Net-_U22-Pad3_ d_and +U25 Net-_U10-Pad1_ /P3 Net-_U23-Pad1_ d_and +U9 Net-_U11-Pad2_ Net-_U11-Pad1_ d_inverter +U14 Net-_U13-Pad3_ Net-_U14-Pad2_ d_inverter +U19 Net-_U18-Pad3_ Net-_U19-Pad2_ d_inverter +U24 Net-_U23-Pad3_ Net-_U24-Pad2_ d_inverter +U2 /S Net-_U12-Pad2_ d_inverter +U5 Net-_U12-Pad2_ Net-_U10-Pad1_ d_inverter +U1 /Ds /P0 /P1 /P2 /P3 /S /VCC /CP2 /CP1 /Q3 /Q2 /Q1 /Q0 Net-_U1-Pad14_ PORT +U16 Net-_U14-Pad2_ Net-_U13-Pad3_ Net-_U11-Pad3_ Net-_U1-Pad14_ /VCC /Q1 ? d_srff + +.end diff --git a/library/SubcircuitLibrary/74LS95B/74LS95B.cir.out b/library/SubcircuitLibrary/74LS95B/74LS95B.cir.out new file mode 100644 index 00000000..647f9803 --- /dev/null +++ b/library/SubcircuitLibrary/74LS95B/74LS95B.cir.out @@ -0,0 +1,112 @@ +* c:\fossee\esim\library\subcircuitlibrary\74ls95b\74ls95b.cir + +* u11 net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ net-_u1-pad14_ /vcc /q0 ? d_srff +* u21 net-_u19-pad2_ net-_u18-pad3_ net-_u11-pad3_ net-_u1-pad14_ /vcc /q2 ? d_srff +* u26 net-_u24-pad2_ net-_u23-pad3_ net-_u11-pad3_ net-_u1-pad14_ /vcc /q3 ? d_srff +* u6 net-_u3-pad3_ net-_u4-pad3_ net-_u11-pad3_ d_or +* u3 net-_u12-pad2_ /cp1 net-_u3-pad3_ d_and +* u4 /s /cp2 net-_u4-pad3_ d_and +* u8 net-_u10-pad3_ net-_u7-pad3_ net-_u11-pad2_ d_nor +* u7 /ds net-_u12-pad2_ net-_u7-pad3_ d_and +* u10 net-_u10-pad1_ /p0 net-_u10-pad3_ d_and +* u13 net-_u13-pad1_ net-_u12-pad3_ net-_u13-pad3_ d_nor +* u12 /q0 net-_u12-pad2_ net-_u12-pad3_ d_and +* u15 net-_u10-pad1_ /p1 net-_u13-pad1_ d_and +* u18 net-_u18-pad1_ net-_u17-pad3_ net-_u18-pad3_ d_nor +* u17 /q1 net-_u12-pad2_ net-_u17-pad3_ d_and +* u20 net-_u10-pad1_ /p2 net-_u18-pad1_ d_and +* u23 net-_u23-pad1_ net-_u22-pad3_ net-_u23-pad3_ d_nor +* u22 /q2 net-_u12-pad2_ net-_u22-pad3_ d_and +* u25 net-_u10-pad1_ /p3 net-_u23-pad1_ d_and +* u9 net-_u11-pad2_ net-_u11-pad1_ d_inverter +* u14 net-_u13-pad3_ net-_u14-pad2_ d_inverter +* u19 net-_u18-pad3_ net-_u19-pad2_ d_inverter +* u24 net-_u23-pad3_ net-_u24-pad2_ d_inverter +* u2 /s net-_u12-pad2_ d_inverter +* u5 net-_u12-pad2_ net-_u10-pad1_ d_inverter +* u1 /ds /p0 /p1 /p2 /p3 /s /vcc /cp2 /cp1 /q3 /q2 /q1 /q0 net-_u1-pad14_ port +* u16 net-_u14-pad2_ net-_u13-pad3_ net-_u11-pad3_ net-_u1-pad14_ /vcc /q1 ? d_srff +a1 net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ net-_u1-pad14_ /vcc /q0 ? u11 +a2 net-_u19-pad2_ net-_u18-pad3_ net-_u11-pad3_ net-_u1-pad14_ /vcc /q2 ? u21 +a3 net-_u24-pad2_ net-_u23-pad3_ net-_u11-pad3_ net-_u1-pad14_ /vcc /q3 ? u26 +a4 [net-_u3-pad3_ net-_u4-pad3_ ] net-_u11-pad3_ u6 +a5 [net-_u12-pad2_ /cp1 ] net-_u3-pad3_ u3 +a6 [/s /cp2 ] net-_u4-pad3_ u4 +a7 [net-_u10-pad3_ net-_u7-pad3_ ] net-_u11-pad2_ u8 +a8 [/ds net-_u12-pad2_ ] net-_u7-pad3_ u7 +a9 [net-_u10-pad1_ /p0 ] net-_u10-pad3_ u10 +a10 [net-_u13-pad1_ net-_u12-pad3_ ] net-_u13-pad3_ u13 +a11 [/q0 net-_u12-pad2_ ] net-_u12-pad3_ u12 +a12 [net-_u10-pad1_ /p1 ] net-_u13-pad1_ u15 +a13 [net-_u18-pad1_ net-_u17-pad3_ ] net-_u18-pad3_ u18 +a14 [/q1 net-_u12-pad2_ ] net-_u17-pad3_ u17 +a15 [net-_u10-pad1_ /p2 ] net-_u18-pad1_ u20 +a16 [net-_u23-pad1_ net-_u22-pad3_ ] net-_u23-pad3_ u23 +a17 [/q2 net-_u12-pad2_ ] net-_u22-pad3_ u22 +a18 [net-_u10-pad1_ /p3 ] net-_u23-pad1_ u25 +a19 net-_u11-pad2_ net-_u11-pad1_ u9 +a20 net-_u13-pad3_ net-_u14-pad2_ u14 +a21 net-_u18-pad3_ net-_u19-pad2_ u19 +a22 net-_u23-pad3_ net-_u24-pad2_ u24 +a23 /s net-_u12-pad2_ u2 +a24 net-_u12-pad2_ net-_u10-pad1_ u5 +a25 net-_u14-pad2_ net-_u13-pad3_ net-_u11-pad3_ net-_u1-pad14_ /vcc /q1 ? u16 +* Schematic Name: d_srff, NgSpice Name: d_srff +.model u11 d_srff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 sr_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_srff, NgSpice Name: d_srff +.model u21 d_srff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 sr_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_srff, NgSpice Name: d_srff +.model u26 d_srff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 sr_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u6 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u3 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u4 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u8 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u7 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u10 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u13 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u12 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u15 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u18 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u17 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u20 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u23 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u22 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u25 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u9 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u14 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u19 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u24 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_srff, NgSpice Name: d_srff +.model u16 d_srff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 sr_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/74LS95B/74LS95B.pro b/library/SubcircuitLibrary/74LS95B/74LS95B.pro new file mode 100644 index 00000000..e3dbe802 --- /dev/null +++ b/library/SubcircuitLibrary/74LS95B/74LS95B.pro @@ -0,0 +1,83 @@ +update=03/18/25 10:43:53 +version=1 +last_client=eeschema +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts +[schematic_editor] +version=1 +PageLayoutDescrFile= +PlotDirectoryName= +SubpartIdSeparator=0 +SubpartFirstId=65 +NetFmtName=Spice +SpiceForceRefPrefix=0 +SpiceUseNetNumbers=0 +LabSize=60 diff --git a/library/SubcircuitLibrary/74LS95B/74LS95B.sch b/library/SubcircuitLibrary/74LS95B/74LS95B.sch new file mode 100644 index 00000000..22b21dc8 --- /dev/null +++ b/library/SubcircuitLibrary/74LS95B/74LS95B.sch @@ -0,0 +1,737 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:74LS95B-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L d_srff U11 +U 1 1 67D8FAFD +P 3850 5300 +F 0 "U11" H 3850 5300 60 0000 C CNN +F 1 "d_srff" H 3900 5450 60 0000 C CNN +F 2 "" H 3850 5300 60 0000 C CNN +F 3 "" H 3850 5300 60 0000 C CNN + 1 3850 5300 + 1 0 0 1 +$EndComp +$Comp +L d_srff U21 +U 1 1 67D8FAFF +P 7900 5300 +F 0 "U21" H 7900 5300 60 0000 C CNN +F 1 "d_srff" H 7950 5450 60 0000 C CNN +F 2 "" H 7900 5300 60 0000 C CNN +F 3 "" H 7900 5300 60 0000 C CNN + 1 7900 5300 + 1 0 0 1 +$EndComp +$Comp +L d_srff U26 +U 1 1 67D8FB00 +P 9950 5300 +F 0 "U26" H 9950 5300 60 0000 C CNN +F 1 "d_srff" H 10000 5450 60 0000 C CNN +F 2 "" H 9950 5300 60 0000 C CNN +F 3 "" H 9950 5300 60 0000 C CNN + 1 9950 5300 + 1 0 0 1 +$EndComp +$Comp +L d_or U6 +U 1 1 67D8FB01 +P 2300 4150 +F 0 "U6" H 2300 4150 60 0000 C CNN +F 1 "d_or" H 2300 4250 60 0000 C CNN +F 2 "" H 2300 4150 60 0000 C CNN +F 3 "" H 2300 4150 60 0000 C CNN + 1 2300 4150 + 1 0 0 -1 +$EndComp +$Comp +L d_and U3 +U 1 1 67D8FB02 +P 1400 3950 +F 0 "U3" H 1400 3950 60 0000 C CNN +F 1 "d_and" H 1450 4050 60 0000 C CNN +F 2 "" H 1400 3950 60 0000 C CNN +F 3 "" H 1400 3950 60 0000 C CNN + 1 1400 3950 + 1 0 0 -1 +$EndComp +$Comp +L d_and U4 +U 1 1 67D8FB03 +P 1400 4300 +F 0 "U4" H 1400 4300 60 0000 C CNN +F 1 "d_and" H 1450 4400 60 0000 C CNN +F 2 "" H 1400 4300 60 0000 C CNN +F 3 "" H 1400 4300 60 0000 C CNN + 1 1400 4300 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U8 +U 1 1 67D8FB04 +P 2750 2850 +F 0 "U8" H 2750 2850 60 0000 C CNN +F 1 "d_nor" H 2800 2950 60 0000 C CNN +F 2 "" H 2750 2850 60 0000 C CNN +F 3 "" H 2750 2850 60 0000 C CNN + 1 2750 2850 + 0 1 1 0 +$EndComp +$Comp +L d_and U7 +U 1 1 67D8FB05 +P 2700 1950 +F 0 "U7" H 2700 1950 60 0000 C CNN +F 1 "d_and" H 2750 2050 60 0000 C CNN +F 2 "" H 2700 1950 60 0000 C CNN +F 3 "" H 2700 1950 60 0000 C CNN + 1 2700 1950 + 0 -1 1 0 +$EndComp +$Comp +L d_and U10 +U 1 1 67D8FB06 +P 3000 1950 +F 0 "U10" H 3000 1950 60 0000 C CNN +F 1 "d_and" H 3050 2050 60 0000 C CNN +F 2 "" H 3000 1950 60 0000 C CNN +F 3 "" H 3000 1950 60 0000 C CNN + 1 3000 1950 + 0 -1 1 0 +$EndComp +$Comp +L d_nor U13 +U 1 1 67D8FB07 +P 4850 2850 +F 0 "U13" H 4850 2850 60 0000 C CNN +F 1 "d_nor" H 4900 2950 60 0000 C CNN +F 2 "" H 4850 2850 60 0000 C CNN +F 3 "" H 4850 2850 60 0000 C CNN + 1 4850 2850 + 0 1 1 0 +$EndComp +$Comp +L d_and U12 +U 1 1 67D8FB08 +P 4800 1950 +F 0 "U12" H 4800 1950 60 0000 C CNN +F 1 "d_and" H 4850 2050 60 0000 C CNN +F 2 "" H 4800 1950 60 0000 C CNN +F 3 "" H 4800 1950 60 0000 C CNN + 1 4800 1950 + 0 -1 1 0 +$EndComp +$Comp +L d_and U15 +U 1 1 67D8FB09 +P 5100 1950 +F 0 "U15" H 5100 1950 60 0000 C CNN +F 1 "d_and" H 5150 2050 60 0000 C CNN +F 2 "" H 5100 1950 60 0000 C CNN +F 3 "" H 5100 1950 60 0000 C CNN + 1 5100 1950 + 0 -1 1 0 +$EndComp +$Comp +L d_nor U18 +U 1 1 67D8FB0A +P 6900 2850 +F 0 "U18" H 6900 2850 60 0000 C CNN +F 1 "d_nor" H 6950 2950 60 0000 C CNN +F 2 "" H 6900 2850 60 0000 C CNN +F 3 "" H 6900 2850 60 0000 C CNN + 1 6900 2850 + 0 1 1 0 +$EndComp +$Comp +L d_and U17 +U 1 1 67D8FB0B +P 6850 1950 +F 0 "U17" H 6850 1950 60 0000 C CNN +F 1 "d_and" H 6900 2050 60 0000 C CNN +F 2 "" H 6850 1950 60 0000 C CNN +F 3 "" H 6850 1950 60 0000 C CNN + 1 6850 1950 + 0 -1 1 0 +$EndComp +$Comp +L d_and U20 +U 1 1 67D8FB0C +P 7150 1950 +F 0 "U20" H 7150 1950 60 0000 C CNN +F 1 "d_and" H 7200 2050 60 0000 C CNN +F 2 "" H 7150 1950 60 0000 C CNN +F 3 "" H 7150 1950 60 0000 C CNN + 1 7150 1950 + 0 -1 1 0 +$EndComp +$Comp +L d_nor U23 +U 1 1 67D8FB0D +P 8900 2850 +F 0 "U23" H 8900 2850 60 0000 C CNN +F 1 "d_nor" H 8950 2950 60 0000 C CNN +F 2 "" H 8900 2850 60 0000 C CNN +F 3 "" H 8900 2850 60 0000 C CNN + 1 8900 2850 + 0 1 1 0 +$EndComp +$Comp +L d_and U22 +U 1 1 67D8FB0E +P 8850 1950 +F 0 "U22" H 8850 1950 60 0000 C CNN +F 1 "d_and" H 8900 2050 60 0000 C CNN +F 2 "" H 8850 1950 60 0000 C CNN +F 3 "" H 8850 1950 60 0000 C CNN + 1 8850 1950 + 0 -1 1 0 +$EndComp +$Comp +L d_and U25 +U 1 1 67D8FB0F +P 9150 1950 +F 0 "U25" H 9150 1950 60 0000 C CNN +F 1 "d_and" H 9200 2050 60 0000 C CNN +F 2 "" H 9150 1950 60 0000 C CNN +F 3 "" H 9150 1950 60 0000 C CNN + 1 9150 1950 + 0 -1 1 0 +$EndComp +$Comp +L d_inverter U9 +U 1 1 67D8FB10 +P 2800 5400 +F 0 "U9" H 2800 5300 60 0000 C CNN +F 1 "d_inverter" H 2800 5550 60 0000 C CNN +F 2 "" H 2850 5350 60 0000 C CNN +F 3 "" H 2850 5350 60 0000 C CNN + 1 2800 5400 + 0 1 1 0 +$EndComp +$Comp +L d_inverter U14 +U 1 1 67D8FB11 +P 4900 5350 +F 0 "U14" H 4900 5250 60 0000 C CNN +F 1 "d_inverter" H 4900 5500 60 0000 C CNN +F 2 "" H 4950 5300 60 0000 C CNN +F 3 "" H 4950 5300 60 0000 C CNN + 1 4900 5350 + 0 1 1 0 +$EndComp +$Comp +L d_inverter U19 +U 1 1 67D8FB12 +P 6900 5400 +F 0 "U19" H 6900 5300 60 0000 C CNN +F 1 "d_inverter" H 6900 5550 60 0000 C CNN +F 2 "" H 6950 5350 60 0000 C CNN +F 3 "" H 6950 5350 60 0000 C CNN + 1 6900 5400 + 0 1 1 0 +$EndComp +$Comp +L d_inverter U24 +U 1 1 67D8FB13 +P 8950 5400 +F 0 "U24" H 8950 5300 60 0000 C CNN +F 1 "d_inverter" H 8950 5550 60 0000 C CNN +F 2 "" H 9000 5350 60 0000 C CNN +F 3 "" H 9000 5350 60 0000 C CNN + 1 8950 5400 + 0 1 1 0 +$EndComp +$Comp +L d_inverter U2 +U 1 1 67D8FB14 +P 1300 1100 +F 0 "U2" H 1300 1000 60 0000 C CNN +F 1 "d_inverter" H 1300 1250 60 0000 C CNN +F 2 "" H 1350 1050 60 0000 C CNN +F 3 "" H 1350 1050 60 0000 C CNN + 1 1300 1100 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U5 +U 1 1 67D8FB15 +P 2050 1100 +F 0 "U5" H 2050 1000 60 0000 C CNN +F 1 "d_inverter" H 2050 1250 60 0000 C CNN +F 2 "" H 2100 1050 60 0000 C CNN +F 3 "" H 2100 1050 60 0000 C CNN + 1 2050 1100 + 1 0 0 -1 +$EndComp +Text Label 10000 4500 0 60 ~ 0 +VCC +Text Label 4700 6300 0 60 ~ 0 +Q0 +Text Label 8700 6200 0 60 ~ 0 +Q2 +Text Label 10850 6100 0 60 ~ 0 +Q3 +Text Label 3000 950 0 60 ~ 0 +P0 +Text Label 5100 900 0 60 ~ 0 +P1 +Text Label 7150 850 0 60 ~ 0 +P2 +Text Label 9150 950 0 60 ~ 0 +P3 +Text Label 1350 1500 0 60 ~ 0 +Ds +Text Label 700 1100 0 60 ~ 0 +S +Text Label 850 3950 0 60 ~ 0 +CP1 +Text Label 750 4300 0 60 ~ 0 +CP2 +$Comp +L PORT U1 +U 1 1 67D8FD2A +P 1150 1850 +F 0 "U1" H 1200 1950 30 0000 C CNN +F 1 "PORT" H 1150 1850 30 0000 C CNN +F 2 "" H 1150 1850 60 0000 C CNN +F 3 "" H 1150 1850 60 0000 C CNN + 1 1150 1850 + 0 1 -1 0 +$EndComp +$Comp +L PORT U1 +U 2 1 67D8FFAD +P 3400 750 +F 0 "U1" H 3450 850 30 0000 C CNN +F 1 "PORT" H 3400 750 30 0000 C CNN +F 2 "" H 3400 750 60 0000 C CNN +F 3 "" H 3400 750 60 0000 C CNN + 2 3400 750 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 67D90179 +P 5500 700 +F 0 "U1" H 5550 800 30 0000 C CNN +F 1 "PORT" H 5500 700 30 0000 C CNN +F 2 "" H 5500 700 60 0000 C CNN +F 3 "" H 5500 700 60 0000 C CNN + 3 5500 700 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 67D9036E +P 7550 700 +F 0 "U1" H 7600 800 30 0000 C CNN +F 1 "PORT" H 7550 700 30 0000 C CNN +F 2 "" H 7550 700 60 0000 C CNN +F 3 "" H 7550 700 60 0000 C CNN + 4 7550 700 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 5 1 67D905AD +P 9550 750 +F 0 "U1" H 9600 850 30 0000 C CNN +F 1 "PORT" H 9550 750 30 0000 C CNN +F 2 "" H 9550 750 60 0000 C CNN +F 3 "" H 9550 750 60 0000 C CNN + 5 9550 750 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 6 1 67D908EC +P 650 800 +F 0 "U1" H 700 900 30 0000 C CNN +F 1 "PORT" H 650 800 30 0000 C CNN +F 2 "" H 650 800 60 0000 C CNN +F 3 "" H 650 800 60 0000 C CNN + 6 650 800 + 0 -1 1 0 +$EndComp +$Comp +L PORT U1 +U 8 1 67D910F2 +P 650 4650 +F 0 "U1" H 700 4750 30 0000 C CNN +F 1 "PORT" H 650 4650 30 0000 C CNN +F 2 "" H 650 4650 60 0000 C CNN +F 3 "" H 650 4650 60 0000 C CNN + 8 650 4650 + 0 1 -1 0 +$EndComp +$Comp +L PORT U1 +U 9 1 67D91351 +P 650 3650 +F 0 "U1" H 700 3750 30 0000 C CNN +F 1 "PORT" H 650 3650 30 0000 C CNN +F 2 "" H 650 3650 60 0000 C CNN +F 3 "" H 650 3650 60 0000 C CNN + 9 650 3650 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 10 1 67D917FF +P 10450 6250 +F 0 "U1" H 10500 6350 30 0000 C CNN +F 1 "PORT" H 10450 6250 30 0000 C CNN +F 2 "" H 10450 6250 60 0000 C CNN +F 3 "" H 10450 6250 60 0000 C CNN + 10 10450 6250 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 11 1 67D9197F +P 9050 6400 +F 0 "U1" H 9100 6500 30 0000 C CNN +F 1 "PORT" H 9050 6400 30 0000 C CNN +F 2 "" H 9050 6400 60 0000 C CNN +F 3 "" H 9050 6400 60 0000 C CNN + 11 9050 6400 + -1 0 0 -1 +$EndComp +Text Label 6750 6300 0 60 ~ 0 +Q1 +$Comp +L PORT U1 +U 12 1 67D92494 +P 7450 6250 +F 0 "U1" H 7500 6350 30 0000 C CNN +F 1 "PORT" H 7450 6250 30 0000 C CNN +F 2 "" H 7450 6250 60 0000 C CNN +F 3 "" H 7450 6250 60 0000 C CNN + 12 7450 6250 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 13 1 67D927C8 +P 5050 6450 +F 0 "U1" H 5100 6550 30 0000 C CNN +F 1 "PORT" H 5050 6450 30 0000 C CNN +F 2 "" H 5050 6450 60 0000 C CNN +F 3 "" H 5050 6450 60 0000 C CNN + 13 5050 6450 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 14 1 67D92A4C +P 3600 6050 +F 0 "U1" H 3650 6150 30 0000 C CNN +F 1 "PORT" H 3600 6050 30 0000 C CNN +F 2 "" H 3600 6050 60 0000 C CNN +F 3 "" H 3600 6050 60 0000 C CNN + 14 3600 6050 + 1 0 0 -1 +$EndComp +$Comp +L d_srff U16 +U 1 1 67D8FAFE +P 5950 5300 +F 0 "U16" H 5950 5300 60 0000 C CNN +F 1 "d_srff" H 6000 5450 60 0000 C CNN +F 2 "" H 5950 5300 60 0000 C CNN +F 3 "" H 5950 5300 60 0000 C CNN + 1 5950 5300 + 1 0 0 1 +$EndComp +Wire Wire Line + 1850 3900 1850 4050 +Wire Wire Line + 1850 4250 1850 4150 +Wire Wire Line + 2750 4100 9150 4100 +Wire Wire Line + 9100 5300 9150 5300 +Wire Wire Line + 2650 2400 2750 2400 +Wire Wire Line + 2850 2400 2950 2400 +Wire Wire Line + 4750 2400 4850 2400 +Wire Wire Line + 4950 2400 5050 2400 +Wire Wire Line + 6800 2400 6900 2400 +Wire Wire Line + 7000 2400 7100 2400 +Wire Wire Line + 8800 2400 8900 2400 +Wire Wire Line + 9000 2400 9100 2400 +Wire Wire Line + 2800 3300 2800 5100 +Wire Wire Line + 2800 5700 3050 5700 +Wire Wire Line + 4900 3300 4900 5050 +Wire Wire Line + 4900 5650 4900 5700 +Wire Wire Line + 4900 5700 5150 5700 +Wire Wire Line + 7100 5700 6900 5700 +Wire Wire Line + 6900 3400 6900 5100 +Wire Wire Line + 6900 3400 6950 3400 +Wire Wire Line + 6950 3400 6950 3300 +Wire Wire Line + 8950 3300 8950 5100 +Wire Wire Line + 8950 5700 9150 5700 +Wire Wire Line + 9100 5300 9100 4200 +Wire Wire Line + 9100 4200 9150 4200 +Wire Wire Line + 9150 4200 9150 4100 +Wire Wire Line + 7100 5300 7100 5100 +Wire Wire Line + 7100 5100 7000 5100 +Connection ~ 7000 4100 +Wire Wire Line + 7000 5100 7000 4100 +Wire Wire Line + 7100 4850 6900 4850 +Connection ~ 6900 4850 +Wire Wire Line + 5150 5300 5150 5000 +Wire Wire Line + 5150 5000 5050 5000 +Wire Wire Line + 5050 5000 5050 4100 +Connection ~ 5050 4100 +Wire Wire Line + 5150 4850 4900 4850 +Connection ~ 4900 4850 +Wire Wire Line + 3050 5300 3050 5050 +Wire Wire Line + 3050 5050 2950 5050 +Wire Wire Line + 2950 5050 2950 4100 +Connection ~ 2950 4100 +Wire Wire Line + 3050 4850 2800 4850 +Connection ~ 2800 4850 +Wire Wire Line + 2350 1100 9050 1100 +Wire Wire Line + 9050 1100 9050 1500 +Wire Wire Line + 7050 1500 7050 1100 +Connection ~ 7050 1100 +Wire Wire Line + 5000 1500 5000 1100 +Connection ~ 5000 1100 +Wire Wire Line + 2900 1500 2900 1100 +Connection ~ 2900 1100 +Wire Wire Line + 1600 1100 1750 1100 +Wire Wire Line + 650 1100 1000 1100 +Wire Wire Line + 950 3850 950 3700 +Wire Wire Line + 950 4200 800 4200 +Wire Wire Line + 800 4200 800 1100 +Connection ~ 800 1100 +Wire Wire Line + 1650 1100 1650 3700 +Wire Wire Line + 1650 3700 950 3700 +Connection ~ 1650 1100 +Wire Wire Line + 1650 1350 8850 1350 +Wire Wire Line + 8850 1350 8850 1500 +Connection ~ 1650 1350 +Wire Wire Line + 6850 1500 6850 1350 +Connection ~ 6850 1350 +Wire Wire Line + 4800 1500 4800 1350 +Connection ~ 4800 1350 +Wire Wire Line + 2700 1500 2700 1350 +Connection ~ 2700 1350 +Wire Wire Line + 4700 3700 4700 6450 +Wire Wire Line + 4650 5700 4700 5700 +Connection ~ 4700 5700 +Wire Wire Line + 6500 4650 6850 4650 +Wire Wire Line + 6850 4650 6850 5100 +Wire Wire Line + 6850 5100 6750 5100 +Wire Wire Line + 8750 1500 8550 1500 +Wire Wire Line + 8550 1500 8550 3800 +Wire Wire Line + 8550 3800 8850 3800 +Wire Wire Line + 8850 3800 8850 5250 +Wire Wire Line + 8850 5250 8700 5250 +Wire Wire Line + 8700 5250 8700 6400 +Connection ~ 8700 5700 +Wire Wire Line + 10750 5700 10850 5700 +Wire Wire Line + 10850 5700 10850 6250 +Wire Wire Line + 3850 6050 9950 6050 +Connection ~ 7900 6050 +Connection ~ 5950 6050 +Connection ~ 3850 6050 +Wire Wire Line + 3000 1500 3000 750 +Wire Wire Line + 5100 1500 5100 700 +Wire Wire Line + 7150 1500 7150 700 +Wire Wire Line + 9150 1500 9150 750 +Wire Wire Line + 1150 1500 2600 1500 +Wire Wire Line + 950 3950 650 3950 +Wire Wire Line + 950 4300 650 4300 +Wire Wire Line + 9150 4850 8950 4850 +Connection ~ 8950 4850 +Wire Wire Line + 1150 1600 1150 1500 +Wire Wire Line + 3000 750 3150 750 +Wire Wire Line + 5100 700 5250 700 +Wire Wire Line + 7150 700 7300 700 +Wire Wire Line + 9150 750 9300 750 +Wire Wire Line + 650 1100 650 1050 +Wire Wire Line + 650 4300 650 4400 +Wire Wire Line + 650 3950 650 3900 +Wire Wire Line + 10850 6250 10700 6250 +Wire Wire Line + 8700 6400 8800 6400 +Wire Wire Line + 6750 5100 6750 6450 +Connection ~ 6750 5700 +Wire Wire Line + 6750 6450 7000 6450 +Wire Wire Line + 7000 6450 7000 6250 +Wire Wire Line + 7000 6250 7200 6250 +Wire Wire Line + 4700 6450 4800 6450 +Wire Wire Line + 6500 4650 6500 1500 +Wire Wire Line + 6500 1500 6750 1500 +Wire Wire Line + 4700 3700 4450 3700 +Wire Wire Line + 4450 3700 4450 1500 +Wire Wire Line + 4450 1500 4700 1500 +NoConn ~ 4650 4850 +NoConn ~ 6750 4850 +NoConn ~ 8700 4850 +NoConn ~ 10750 4850 +Wire Wire Line + 3850 4500 10125 4500 +Connection ~ 5950 4500 +Connection ~ 7900 4500 +Connection ~ 9950 4500 +$Comp +L PORT U1 +U 7 1 67E00190 +P 10375 4500 +F 0 "U1" H 10425 4600 30 0000 C CNN +F 1 "PORT" H 10375 4500 30 0000 C CNN +F 2 "" H 10375 4500 60 0000 C CNN +F 3 "" H 10375 4500 60 0000 C CNN + 7 10375 4500 + -1 0 0 -1 +$EndComp +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/74LS95B/74LS95B.sub b/library/SubcircuitLibrary/74LS95B/74LS95B.sub new file mode 100644 index 00000000..5d893f01 --- /dev/null +++ b/library/SubcircuitLibrary/74LS95B/74LS95B.sub @@ -0,0 +1,106 @@ +* Subcircuit 74LS95B +.subckt 74LS95B /ds /p0 /p1 /p2 /p3 /s /vcc /cp2 /cp1 /q3 /q2 /q1 /q0 net-_u1-pad14_ +* c:\fossee\esim\library\subcircuitlibrary\74ls95b\74ls95b.cir +* u11 net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ net-_u1-pad14_ /vcc /q0 ? d_srff +* u21 net-_u19-pad2_ net-_u18-pad3_ net-_u11-pad3_ net-_u1-pad14_ /vcc /q2 ? d_srff +* u26 net-_u24-pad2_ net-_u23-pad3_ net-_u11-pad3_ net-_u1-pad14_ /vcc /q3 ? d_srff +* u6 net-_u3-pad3_ net-_u4-pad3_ net-_u11-pad3_ d_or +* u3 net-_u12-pad2_ /cp1 net-_u3-pad3_ d_and +* u4 /s /cp2 net-_u4-pad3_ d_and +* u8 net-_u10-pad3_ net-_u7-pad3_ net-_u11-pad2_ d_nor +* u7 /ds net-_u12-pad2_ net-_u7-pad3_ d_and +* u10 net-_u10-pad1_ /p0 net-_u10-pad3_ d_and +* u13 net-_u13-pad1_ net-_u12-pad3_ net-_u13-pad3_ d_nor +* u12 /q0 net-_u12-pad2_ net-_u12-pad3_ d_and +* u15 net-_u10-pad1_ /p1 net-_u13-pad1_ d_and +* u18 net-_u18-pad1_ net-_u17-pad3_ net-_u18-pad3_ d_nor +* u17 /q1 net-_u12-pad2_ net-_u17-pad3_ d_and +* u20 net-_u10-pad1_ /p2 net-_u18-pad1_ d_and +* u23 net-_u23-pad1_ net-_u22-pad3_ net-_u23-pad3_ d_nor +* u22 /q2 net-_u12-pad2_ net-_u22-pad3_ d_and +* u25 net-_u10-pad1_ /p3 net-_u23-pad1_ d_and +* u9 net-_u11-pad2_ net-_u11-pad1_ d_inverter +* u14 net-_u13-pad3_ net-_u14-pad2_ d_inverter +* u19 net-_u18-pad3_ net-_u19-pad2_ d_inverter +* u24 net-_u23-pad3_ net-_u24-pad2_ d_inverter +* u2 /s net-_u12-pad2_ d_inverter +* u5 net-_u12-pad2_ net-_u10-pad1_ d_inverter +* u16 net-_u14-pad2_ net-_u13-pad3_ net-_u11-pad3_ net-_u1-pad14_ /vcc /q1 ? d_srff +a1 net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ net-_u1-pad14_ /vcc /q0 ? u11 +a2 net-_u19-pad2_ net-_u18-pad3_ net-_u11-pad3_ net-_u1-pad14_ /vcc /q2 ? u21 +a3 net-_u24-pad2_ net-_u23-pad3_ net-_u11-pad3_ net-_u1-pad14_ /vcc /q3 ? u26 +a4 [net-_u3-pad3_ net-_u4-pad3_ ] net-_u11-pad3_ u6 +a5 [net-_u12-pad2_ /cp1 ] net-_u3-pad3_ u3 +a6 [/s /cp2 ] net-_u4-pad3_ u4 +a7 [net-_u10-pad3_ net-_u7-pad3_ ] net-_u11-pad2_ u8 +a8 [/ds net-_u12-pad2_ ] net-_u7-pad3_ u7 +a9 [net-_u10-pad1_ /p0 ] net-_u10-pad3_ u10 +a10 [net-_u13-pad1_ net-_u12-pad3_ ] net-_u13-pad3_ u13 +a11 [/q0 net-_u12-pad2_ ] net-_u12-pad3_ u12 +a12 [net-_u10-pad1_ /p1 ] net-_u13-pad1_ u15 +a13 [net-_u18-pad1_ net-_u17-pad3_ ] net-_u18-pad3_ u18 +a14 [/q1 net-_u12-pad2_ ] net-_u17-pad3_ u17 +a15 [net-_u10-pad1_ /p2 ] net-_u18-pad1_ u20 +a16 [net-_u23-pad1_ net-_u22-pad3_ ] net-_u23-pad3_ u23 +a17 [/q2 net-_u12-pad2_ ] net-_u22-pad3_ u22 +a18 [net-_u10-pad1_ /p3 ] net-_u23-pad1_ u25 +a19 net-_u11-pad2_ net-_u11-pad1_ u9 +a20 net-_u13-pad3_ net-_u14-pad2_ u14 +a21 net-_u18-pad3_ net-_u19-pad2_ u19 +a22 net-_u23-pad3_ net-_u24-pad2_ u24 +a23 /s net-_u12-pad2_ u2 +a24 net-_u12-pad2_ net-_u10-pad1_ u5 +a25 net-_u14-pad2_ net-_u13-pad3_ net-_u11-pad3_ net-_u1-pad14_ /vcc /q1 ? u16 +* Schematic Name: d_srff, NgSpice Name: d_srff +.model u11 d_srff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 sr_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_srff, NgSpice Name: d_srff +.model u21 d_srff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 sr_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_srff, NgSpice Name: d_srff +.model u26 d_srff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 sr_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u6 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u3 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u4 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u8 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u7 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u10 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u13 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u12 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u15 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u18 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u17 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u20 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u23 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u22 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u25 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u9 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u14 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u19 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u24 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_srff, NgSpice Name: d_srff +.model u16 d_srff(clk_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0 ic=0 sr_load=1.0e-12 clk_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Control Statements + +.ends 74LS95B
\ No newline at end of file diff --git a/library/SubcircuitLibrary/74LS95B/74LS95B_Previous_Values.xml b/library/SubcircuitLibrary/74LS95B/74LS95B_Previous_Values.xml new file mode 100644 index 00000000..661514d9 --- /dev/null +++ b/library/SubcircuitLibrary/74LS95B/74LS95B_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model><u11 name="type">d_srff<field1 name="Enter Clk Delay (default=1.0e-9)" /><field2 name="Enter Set Delay (default=1.0e-9)" /><field3 name="Enter Reset Delay (default=1.0)" /><field4 name="Enter IC (default=0)" /><field5 name="Enter value for SR Load (default=1.0e-12)" /><field6 name="Enter value for Clk Load (default=1.0e-12)" /><field7 name="Enter value for Set Load (default=1.0e-12)" /><field8 name="Enter value for Reset Load (default=1.0e-12)" /><field9 name="Enter Rise Delay (default=1.0e-9)" /><field10 name="Enter Fall Delay (default=1.0e-9)" /></u11><u16 name="type">d_srff<field11 name="Enter Clk Delay (default=1.0e-9)" /><field12 name="Enter Set Delay (default=1.0e-9)" /><field13 name="Enter Reset Delay (default=1.0)" /><field14 name="Enter IC (default=0)" /><field15 name="Enter value for SR Load (default=1.0e-12)" /><field16 name="Enter value for Clk Load (default=1.0e-12)" /><field17 name="Enter value for Set Load (default=1.0e-12)" /><field18 name="Enter value for Reset Load (default=1.0e-12)" /><field19 name="Enter Rise Delay (default=1.0e-9)" /><field20 name="Enter Fall Delay (default=1.0e-9)" /></u16><u21 name="type">d_srff<field21 name="Enter Clk Delay (default=1.0e-9)" /><field22 name="Enter Set Delay (default=1.0e-9)" /><field23 name="Enter Reset Delay (default=1.0)" /><field24 name="Enter IC (default=0)" /><field25 name="Enter value for SR Load (default=1.0e-12)" /><field26 name="Enter value for Clk Load (default=1.0e-12)" /><field27 name="Enter value for Set Load (default=1.0e-12)" /><field28 name="Enter value for Reset Load (default=1.0e-12)" /><field29 name="Enter Rise Delay (default=1.0e-9)" /><field30 name="Enter Fall Delay (default=1.0e-9)" /></u21><u26 name="type">d_srff<field31 name="Enter Clk Delay (default=1.0e-9)" /><field32 name="Enter Set Delay (default=1.0e-9)" /><field33 name="Enter Reset Delay (default=1.0)" /><field34 name="Enter IC (default=0)" /><field35 name="Enter value for SR Load (default=1.0e-12)" /><field36 name="Enter value for Clk Load (default=1.0e-12)" /><field37 name="Enter value for Set Load (default=1.0e-12)" /><field38 name="Enter value for Reset Load (default=1.0e-12)" /><field39 name="Enter Rise Delay (default=1.0e-9)" /><field40 name="Enter Fall Delay (default=1.0e-9)" /></u26><u6 name="type">d_or<field41 name="Enter Rise Delay (default=1.0e-9)" /><field42 name="Enter Fall Delay (default=1.0e-9)" /><field43 name="Enter Input Load (default=1.0e-12)" /></u6><u3 name="type">d_and<field44 name="Enter Rise Delay (default=1.0e-9)" /><field45 name="Enter Fall Delay (default=1.0e-9)" /><field46 name="Enter Input Load (default=1.0e-12)" /></u3><u4 name="type">d_and<field47 name="Enter Rise Delay (default=1.0e-9)" /><field48 name="Enter Fall Delay (default=1.0e-9)" /><field49 name="Enter Input Load (default=1.0e-12)" /></u4><u8 name="type">d_nor<field50 name="Enter Rise Delay (default=1.0e-9)" /><field51 name="Enter Fall Delay (default=1.0e-9)" /><field52 name="Enter Input Load (default=1.0e-12)" /></u8><u7 name="type">d_and<field53 name="Enter Rise Delay (default=1.0e-9)" /><field54 name="Enter Fall Delay (default=1.0e-9)" /><field55 name="Enter Input Load (default=1.0e-12)" /></u7><u10 name="type">d_and<field56 name="Enter Rise Delay (default=1.0e-9)" /><field57 name="Enter Fall Delay (default=1.0e-9)" /><field58 name="Enter Input Load (default=1.0e-12)" /></u10><u13 name="type">d_nor<field59 name="Enter Rise Delay (default=1.0e-9)" /><field60 name="Enter Fall Delay (default=1.0e-9)" /><field61 name="Enter Input Load (default=1.0e-12)" /></u13><u12 name="type">d_and<field62 name="Enter Rise Delay (default=1.0e-9)" /><field63 name="Enter Fall Delay (default=1.0e-9)" /><field64 name="Enter Input Load (default=1.0e-12)" /></u12><u15 name="type">d_and<field65 name="Enter Rise Delay (default=1.0e-9)" /><field66 name="Enter Fall Delay (default=1.0e-9)" /><field67 name="Enter Input Load (default=1.0e-12)" /></u15><u18 name="type">d_nor<field68 name="Enter Rise Delay (default=1.0e-9)" /><field69 name="Enter Fall Delay (default=1.0e-9)" /><field70 name="Enter Input Load (default=1.0e-12)" /></u18><u17 name="type">d_and<field71 name="Enter Rise Delay (default=1.0e-9)" /><field72 name="Enter Fall Delay (default=1.0e-9)" /><field73 name="Enter Input Load (default=1.0e-12)" /></u17><u20 name="type">d_and<field74 name="Enter Rise Delay (default=1.0e-9)" /><field75 name="Enter Fall Delay (default=1.0e-9)" /><field76 name="Enter Input Load (default=1.0e-12)" /></u20><u23 name="type">d_nor<field77 name="Enter Rise Delay (default=1.0e-9)" /><field78 name="Enter Fall Delay (default=1.0e-9)" /><field79 name="Enter Input Load (default=1.0e-12)" /></u23><u22 name="type">d_and<field80 name="Enter Rise Delay (default=1.0e-9)" /><field81 name="Enter Fall Delay (default=1.0e-9)" /><field82 name="Enter Input Load (default=1.0e-12)" /></u22><u25 name="type">d_and<field83 name="Enter Rise Delay (default=1.0e-9)" /><field84 name="Enter Fall Delay (default=1.0e-9)" /><field85 name="Enter Input Load (default=1.0e-12)" /></u25><u9 name="type">d_inverter<field86 name="Enter Rise Delay (default=1.0e-9)" /><field87 name="Enter Fall Delay (default=1.0e-9)" /><field88 name="Enter Input Load (default=1.0e-12)" /></u9><u14 name="type">d_inverter<field89 name="Enter Rise Delay (default=1.0e-9)" /><field90 name="Enter Fall Delay (default=1.0e-9)" /><field91 name="Enter Input Load (default=1.0e-12)" /></u14><u19 name="type">d_inverter<field92 name="Enter Rise Delay (default=1.0e-9)" /><field93 name="Enter Fall Delay (default=1.0e-9)" /><field94 name="Enter Input Load (default=1.0e-12)" /></u19><u24 name="type">d_inverter<field95 name="Enter Rise Delay (default=1.0e-9)" /><field96 name="Enter Fall Delay (default=1.0e-9)" /><field97 name="Enter Input Load (default=1.0e-12)" /></u24><u2 name="type">d_inverter<field98 name="Enter Rise Delay (default=1.0e-9)" /><field99 name="Enter Fall Delay (default=1.0e-9)" /><field100 name="Enter Input Load (default=1.0e-12)" /></u2><u5 name="type">d_inverter<field101 name="Enter Rise Delay (default=1.0e-9)" /><field102 name="Enter Fall Delay (default=1.0e-9)" /><field103 name="Enter Input Load (default=1.0e-12)" /></u5><u27 name="type">adc_bridge<field94 name="Enter value for in_low (default=1.0)">0</field94><field95 name="Enter value for in_high (default=2.0)">3.3</field95><field96 name="Enter Rise Delay (default=1.0e-9)" /><field97 name="Enter Fall Delay (default=1.0e-9)" /></u27><u28 name="type">adc_bridge<field98 name="Enter value for in_low (default=1.0)">0</field98><field99 name="Enter value for in_high (default=2.0)">3.3</field99><field100 name="Enter Rise Delay (default=1.0e-9)" /><field101 name="Enter Fall Delay (default=1.0e-9)" /></u28><u29 name="type">adc_bridge<field102 name="Enter value for in_low (default=1.0)">0</field102><field103 name="Enter value for in_high (default=2.0)">3.3</field103><field104 name="Enter Rise Delay (default=1.0e-9)" /><field105 name="Enter Fall Delay (default=1.0e-9)" /></u29><u30 name="type">adc_bridge<field106 name="Enter value for in_low (default=1.0)">0</field106><field107 name="Enter value for in_high (default=2.0)">3.3</field107><field108 name="Enter Rise Delay (default=1.0e-9)" /><field109 name="Enter Fall Delay (default=1.0e-9)" /></u30></model><devicemodel /><subcircuit /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/74LS95B/analysis b/library/SubcircuitLibrary/74LS95B/analysis new file mode 100644 index 00000000..ebd5c0a9 --- /dev/null +++ b/library/SubcircuitLibrary/74LS95B/analysis @@ -0,0 +1 @@ +.tran 0e-00 0e-00 0e-00
\ No newline at end of file diff --git a/library/SubcircuitLibrary/74VHC373-D/74VHC373-D-cache.lib b/library/SubcircuitLibrary/74VHC373-D/74VHC373-D-cache.lib new file mode 100644 index 00000000..e73e9677 --- /dev/null +++ b/library/SubcircuitLibrary/74VHC373-D/74VHC373-D-cache.lib @@ -0,0 +1,118 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 P +X ~ 2 250 0 100 L 30 30 2 1 P +X ~ 3 250 0 100 L 30 30 3 1 P +X ~ 4 250 0 100 L 30 30 4 1 P +X ~ 5 250 0 100 L 30 30 5 1 P +X ~ 6 250 0 100 L 30 30 6 1 P +X ~ 7 250 0 100 L 30 30 7 1 P +X ~ 8 250 0 100 L 30 30 8 1 P +X ~ 9 250 0 100 L 30 30 9 1 P +X ~ 10 250 0 100 L 30 30 10 1 P +X ~ 11 250 0 100 L 30 30 11 1 P +X ~ 12 250 0 100 L 30 30 12 1 P +X ~ 13 250 0 100 L 30 30 13 1 P +X ~ 14 250 0 100 L 30 30 14 1 P +X ~ 15 250 0 100 L 30 30 15 1 P +X ~ 16 250 0 100 L 30 30 16 1 P +X ~ 17 250 0 100 L 30 30 17 1 P +X ~ 18 250 0 100 L 30 30 18 1 P +X ~ 19 250 0 100 L 30 30 19 1 P +X ~ 20 250 0 100 L 30 30 20 1 P +X ~ 21 250 0 100 L 30 30 21 1 P +X ~ 22 250 0 100 L 30 30 22 1 P +X ~ 23 250 0 100 L 30 30 23 1 P +X ~ 24 250 0 100 L 30 30 24 1 P +X ~ 25 250 0 100 L 30 30 25 1 P +X ~ 26 250 0 100 L 30 30 26 1 P +ENDDRAW +ENDDEF +# +# d_buffer +# +DEF d_buffer U 0 40 Y Y 1 F N +F0 "U" 0 -50 60 H V C CNN +F1 "d_buffer" 0 50 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +P 4 0 1 0 -300 200 -300 -200 450 0 -300 200 N +X IN 1 -500 0 200 R 50 50 1 1 I +X OUT 2 650 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_dlatch +# +DEF d_dlatch U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_dlatch" 0 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S 350 450 -350 -400 0 1 0 N +X Din 1 -550 350 200 R 50 50 1 1 I +X EN 2 -550 -300 200 R 50 50 1 1 I +X Set 3 0 650 200 D 50 50 1 1 I +X Reset 4 0 -600 200 U 50 50 1 1 I +X Dout 5 550 350 200 L 50 50 1 1 O +X Ndout 6 550 -300 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_inverter +# +DEF d_inverter U 0 40 Y Y 1 F N +F0 "U" 0 -100 60 H V C CNN +F1 "d_inverter" 0 150 60 H V C CNN +F2 "" 50 -50 60 H V C CNN +F3 "" 50 -50 60 H V C CNN +DRAW +P 4 0 1 0 -100 50 -100 -50 100 0 -100 50 N +X ~ 1 -300 0 200 R 50 50 1 1 I +X ~ 2 300 0 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_tristate +# +DEF d_tristate U 0 40 Y Y 1 F N +F0 "U" -250 250 60 H V C CNN +F1 "d_tristate" -200 450 60 H V C CNN +F2 "" -100 350 60 H V C CNN +F3 "" -100 350 60 H V C CNN +DRAW +P 4 0 1 0 -400 550 -400 150 350 350 -400 550 N +X IN 1 -600 350 200 R 50 50 1 1 I +X EN 2 -50 50 193 U 50 50 1 1 I +X OUT 3 550 350 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# eSim_GND +# +DEF eSim_GND #PWR 0 0 Y Y 1 F P +F0 "#PWR" 0 -250 50 H I C CNN +F1 "eSim_GND" 0 -150 50 H V C CNN +F2 "" 0 0 50 H I C CNN +F3 "" 0 0 50 H I C CNN +DRAW +P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N +X GND 1 0 0 0 D 50 50 1 1 W N +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/74VHC373-D/74VHC373-D.cir b/library/SubcircuitLibrary/74VHC373-D/74VHC373-D.cir new file mode 100644 index 00000000..bdb59d4c --- /dev/null +++ b/library/SubcircuitLibrary/74VHC373-D/74VHC373-D.cir @@ -0,0 +1,37 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\74VHC373-D\74VHC373-D.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 04/19/25 15:22:23 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U4 Net-_U1-Pad2_ Net-_U10-Pad2_ ? ? ? Net-_U4-Pad6_ d_dlatch +U13 Net-_U1-Pad9_ Net-_U10-Pad2_ ? ? ? Net-_U13-Pad6_ d_dlatch +U10 Net-_U1-Pad7_ Net-_U10-Pad2_ ? ? ? Net-_U10-Pad6_ d_dlatch +U16 Net-_U1-Pad11_ Net-_U10-Pad2_ ? ? ? Net-_U16-Pad6_ d_dlatch +U19 Net-_U1-Pad13_ Net-_U10-Pad2_ ? ? ? Net-_U19-Pad6_ d_dlatch +U22 Net-_U1-Pad15_ Net-_U10-Pad2_ ? ? ? Net-_U22-Pad6_ d_dlatch +U25 Net-_U1-Pad17_ Net-_U10-Pad2_ ? ? ? Net-_U25-Pad6_ d_dlatch +U7 Net-_U1-Pad5_ Net-_U10-Pad2_ ? ? ? Net-_U7-Pad6_ d_dlatch +U5 Net-_U4-Pad6_ Net-_U11-Pad2_ Net-_U5-Pad3_ d_tristate +U8 Net-_U7-Pad6_ Net-_U11-Pad2_ Net-_U8-Pad3_ d_tristate +U11 Net-_U10-Pad6_ Net-_U11-Pad2_ Net-_U11-Pad3_ d_tristate +U14 Net-_U13-Pad6_ Net-_U11-Pad2_ Net-_U14-Pad3_ d_tristate +U17 Net-_U16-Pad6_ Net-_U11-Pad2_ Net-_U17-Pad3_ d_tristate +U20 Net-_U19-Pad6_ Net-_U11-Pad2_ Net-_U20-Pad3_ d_tristate +U23 Net-_U22-Pad6_ Net-_U11-Pad2_ Net-_U23-Pad3_ d_tristate +U26 Net-_U25-Pad6_ Net-_U11-Pad2_ Net-_U26-Pad3_ d_tristate +U6 Net-_U5-Pad3_ Net-_U1-Pad4_ d_inverter +U9 Net-_U8-Pad3_ Net-_U1-Pad6_ d_inverter +U12 Net-_U11-Pad3_ Net-_U1-Pad8_ d_inverter +U15 Net-_U14-Pad3_ Net-_U1-Pad10_ d_inverter +U18 Net-_U17-Pad3_ Net-_U1-Pad12_ d_inverter +U21 Net-_U20-Pad3_ Net-_U1-Pad14_ d_inverter +U24 Net-_U23-Pad3_ Net-_U1-Pad16_ d_inverter +U27 Net-_U26-Pad3_ Net-_U1-Pad18_ d_inverter +U3 Net-_U1-Pad3_ Net-_U11-Pad2_ d_inverter +U2 Net-_U1-Pad1_ Net-_U10-Pad2_ d_buffer +U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ Net-_U1-Pad15_ Net-_U1-Pad16_ Net-_U1-Pad17_ Net-_U1-Pad18_ GND GND PORT + +.end diff --git a/library/SubcircuitLibrary/74VHC373-D/74VHC373-D.cir.out b/library/SubcircuitLibrary/74VHC373-D/74VHC373-D.cir.out new file mode 100644 index 00000000..0c1dfc21 --- /dev/null +++ b/library/SubcircuitLibrary/74VHC373-D/74VHC373-D.cir.out @@ -0,0 +1,116 @@ +* c:\fossee\esim\library\subcircuitlibrary\74vhc373-d\74vhc373-d.cir + +* u4 net-_u1-pad2_ net-_u10-pad2_ ? ? ? net-_u4-pad6_ d_dlatch +* u13 net-_u1-pad9_ net-_u10-pad2_ ? ? ? net-_u13-pad6_ d_dlatch +* u10 net-_u1-pad7_ net-_u10-pad2_ ? ? ? net-_u10-pad6_ d_dlatch +* u16 net-_u1-pad11_ net-_u10-pad2_ ? ? ? net-_u16-pad6_ d_dlatch +* u19 net-_u1-pad13_ net-_u10-pad2_ ? ? ? net-_u19-pad6_ d_dlatch +* u22 net-_u1-pad15_ net-_u10-pad2_ ? ? ? net-_u22-pad6_ d_dlatch +* u25 net-_u1-pad17_ net-_u10-pad2_ ? ? ? net-_u25-pad6_ d_dlatch +* u7 net-_u1-pad5_ net-_u10-pad2_ ? ? ? net-_u7-pad6_ d_dlatch +* u5 net-_u4-pad6_ net-_u11-pad2_ net-_u5-pad3_ d_tristate +* u8 net-_u7-pad6_ net-_u11-pad2_ net-_u8-pad3_ d_tristate +* u11 net-_u10-pad6_ net-_u11-pad2_ net-_u11-pad3_ d_tristate +* u14 net-_u13-pad6_ net-_u11-pad2_ net-_u14-pad3_ d_tristate +* u17 net-_u16-pad6_ net-_u11-pad2_ net-_u17-pad3_ d_tristate +* u20 net-_u19-pad6_ net-_u11-pad2_ net-_u20-pad3_ d_tristate +* u23 net-_u22-pad6_ net-_u11-pad2_ net-_u23-pad3_ d_tristate +* u26 net-_u25-pad6_ net-_u11-pad2_ net-_u26-pad3_ d_tristate +* u6 net-_u5-pad3_ net-_u1-pad4_ d_inverter +* u9 net-_u8-pad3_ net-_u1-pad6_ d_inverter +* u12 net-_u11-pad3_ net-_u1-pad8_ d_inverter +* u15 net-_u14-pad3_ net-_u1-pad10_ d_inverter +* u18 net-_u17-pad3_ net-_u1-pad12_ d_inverter +* u21 net-_u20-pad3_ net-_u1-pad14_ d_inverter +* u24 net-_u23-pad3_ net-_u1-pad16_ d_inverter +* u27 net-_u26-pad3_ net-_u1-pad18_ d_inverter +* u3 net-_u1-pad3_ net-_u11-pad2_ d_inverter +* u2 net-_u1-pad1_ net-_u10-pad2_ d_buffer +* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ net-_u1-pad17_ net-_u1-pad18_ gnd gnd port +a1 net-_u1-pad2_ net-_u10-pad2_ ? ? ? net-_u4-pad6_ u4 +a2 net-_u1-pad9_ net-_u10-pad2_ ? ? ? net-_u13-pad6_ u13 +a3 net-_u1-pad7_ net-_u10-pad2_ ? ? ? net-_u10-pad6_ u10 +a4 net-_u1-pad11_ net-_u10-pad2_ ? ? ? net-_u16-pad6_ u16 +a5 net-_u1-pad13_ net-_u10-pad2_ ? ? ? net-_u19-pad6_ u19 +a6 net-_u1-pad15_ net-_u10-pad2_ ? ? ? net-_u22-pad6_ u22 +a7 net-_u1-pad17_ net-_u10-pad2_ ? ? ? net-_u25-pad6_ u25 +a8 net-_u1-pad5_ net-_u10-pad2_ ? ? ? net-_u7-pad6_ u7 +a9 net-_u4-pad6_ net-_u11-pad2_ net-_u5-pad3_ u5 +a10 net-_u7-pad6_ net-_u11-pad2_ net-_u8-pad3_ u8 +a11 net-_u10-pad6_ net-_u11-pad2_ net-_u11-pad3_ u11 +a12 net-_u13-pad6_ net-_u11-pad2_ net-_u14-pad3_ u14 +a13 net-_u16-pad6_ net-_u11-pad2_ net-_u17-pad3_ u17 +a14 net-_u19-pad6_ net-_u11-pad2_ net-_u20-pad3_ u20 +a15 net-_u22-pad6_ net-_u11-pad2_ net-_u23-pad3_ u23 +a16 net-_u25-pad6_ net-_u11-pad2_ net-_u26-pad3_ u26 +a17 net-_u5-pad3_ net-_u1-pad4_ u6 +a18 net-_u8-pad3_ net-_u1-pad6_ u9 +a19 net-_u11-pad3_ net-_u1-pad8_ u12 +a20 net-_u14-pad3_ net-_u1-pad10_ u15 +a21 net-_u17-pad3_ net-_u1-pad12_ u18 +a22 net-_u20-pad3_ net-_u1-pad14_ u21 +a23 net-_u23-pad3_ net-_u1-pad16_ u24 +a24 net-_u26-pad3_ net-_u1-pad18_ u27 +a25 net-_u1-pad3_ net-_u11-pad2_ u3 +a26 net-_u1-pad1_ net-_u10-pad2_ u2 +* Schematic Name: d_dlatch, NgSpice Name: d_dlatch +.model u4 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_dlatch, NgSpice Name: d_dlatch +.model u13 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_dlatch, NgSpice Name: d_dlatch +.model u10 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_dlatch, NgSpice Name: d_dlatch +.model u16 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_dlatch, NgSpice Name: d_dlatch +.model u19 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_dlatch, NgSpice Name: d_dlatch +.model u22 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_dlatch, NgSpice Name: d_dlatch +.model u25 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_dlatch, NgSpice Name: d_dlatch +.model u7 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u5 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u8 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u11 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u14 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u17 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u20 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u23 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u26 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u9 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u12 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u15 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u18 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u21 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u24 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u27 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_buffer, NgSpice Name: d_buffer +.model u2 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/74VHC373-D/74VHC373-D.pro b/library/SubcircuitLibrary/74VHC373-D/74VHC373-D.pro new file mode 100644 index 00000000..e27a398b --- /dev/null +++ b/library/SubcircuitLibrary/74VHC373-D/74VHC373-D.pro @@ -0,0 +1,73 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts diff --git a/library/SubcircuitLibrary/74VHC373-D/74VHC373-D.sch b/library/SubcircuitLibrary/74VHC373-D/74VHC373-D.sch new file mode 100644 index 00000000..73904330 --- /dev/null +++ b/library/SubcircuitLibrary/74VHC373-D/74VHC373-D.sch @@ -0,0 +1,719 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:74VHC373-D-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L d_dlatch U4 +U 1 1 68036DC1 +P 1350 2575 +F 0 "U4" H 1350 2575 60 0000 C CNN +F 1 "d_dlatch" H 1350 2725 60 0000 C CNN +F 2 "" H 1350 2575 60 0000 C CNN +F 3 "" H 1350 2575 60 0000 C CNN + 1 1350 2575 + 1 0 0 -1 +$EndComp +$Comp +L d_dlatch U13 +U 1 1 68036DC2 +P 5150 2575 +F 0 "U13" H 5150 2575 60 0000 C CNN +F 1 "d_dlatch" H 5150 2725 60 0000 C CNN +F 2 "" H 5150 2575 60 0000 C CNN +F 3 "" H 5150 2575 60 0000 C CNN + 1 5150 2575 + 1 0 0 -1 +$EndComp +$Comp +L d_dlatch U10 +U 1 1 68036DC3 +P 3875 2575 +F 0 "U10" H 3875 2575 60 0000 C CNN +F 1 "d_dlatch" H 3875 2725 60 0000 C CNN +F 2 "" H 3875 2575 60 0000 C CNN +F 3 "" H 3875 2575 60 0000 C CNN + 1 3875 2575 + 1 0 0 -1 +$EndComp +$Comp +L d_dlatch U16 +U 1 1 68036DC4 +P 6350 2575 +F 0 "U16" H 6350 2575 60 0000 C CNN +F 1 "d_dlatch" H 6350 2725 60 0000 C CNN +F 2 "" H 6350 2575 60 0000 C CNN +F 3 "" H 6350 2575 60 0000 C CNN + 1 6350 2575 + 1 0 0 -1 +$EndComp +$Comp +L d_dlatch U19 +U 1 1 68036DC5 +P 7575 2575 +F 0 "U19" H 7575 2575 60 0000 C CNN +F 1 "d_dlatch" H 7575 2725 60 0000 C CNN +F 2 "" H 7575 2575 60 0000 C CNN +F 3 "" H 7575 2575 60 0000 C CNN + 1 7575 2575 + 1 0 0 -1 +$EndComp +$Comp +L d_dlatch U22 +U 1 1 68036DC6 +P 8875 2575 +F 0 "U22" H 8875 2575 60 0000 C CNN +F 1 "d_dlatch" H 8875 2725 60 0000 C CNN +F 2 "" H 8875 2575 60 0000 C CNN +F 3 "" H 8875 2575 60 0000 C CNN + 1 8875 2575 + 1 0 0 -1 +$EndComp +$Comp +L d_dlatch U25 +U 1 1 68036DC7 +P 10250 2575 +F 0 "U25" H 10250 2575 60 0000 C CNN +F 1 "d_dlatch" H 10250 2725 60 0000 C CNN +F 2 "" H 10250 2575 60 0000 C CNN +F 3 "" H 10250 2575 60 0000 C CNN + 1 10250 2575 + 1 0 0 -1 +$EndComp +$Comp +L d_dlatch U7 +U 1 1 68036DC8 +P 2600 2575 +F 0 "U7" H 2600 2575 60 0000 C CNN +F 1 "d_dlatch" H 2600 2725 60 0000 C CNN +F 2 "" H 2600 2575 60 0000 C CNN +F 3 "" H 2600 2575 60 0000 C CNN + 1 2600 2575 + 1 0 0 -1 +$EndComp +Wire Wire Line + 1700 3825 9700 3825 +Wire Wire Line + 9700 3825 9700 2875 +Wire Wire Line + 8325 2875 8325 3825 +Connection ~ 8325 3825 +Wire Wire Line + 7025 2875 7025 3825 +Connection ~ 7025 3825 +Wire Wire Line + 5800 2875 5800 3825 +Connection ~ 5800 3825 +Wire Wire Line + 4600 2875 4600 3825 +Connection ~ 4600 3825 +Wire Wire Line + 3325 2875 3325 3825 +Connection ~ 3325 3825 +Wire Wire Line + 2050 2875 2050 3825 +Connection ~ 2050 3825 +Wire Wire Line + 1775 3825 1775 3325 +Wire Wire Line + 1775 3325 800 3325 +Wire Wire Line + 800 3325 800 2875 +Connection ~ 1775 3825 +$Comp +L d_tristate U5 +U 1 1 68036DC9 +P 1550 4975 +F 0 "U5" H 1300 5225 60 0000 C CNN +F 1 "d_tristate" H 1350 5425 60 0000 C CNN +F 2 "" H 1450 5325 60 0000 C CNN +F 3 "" H 1450 5325 60 0000 C CNN + 1 1550 4975 + 0 1 1 0 +$EndComp +Wire Wire Line + 1900 2875 1900 4375 +$Comp +L d_tristate U8 +U 1 1 68036DCA +P 2825 4950 +F 0 "U8" H 2575 5200 60 0000 C CNN +F 1 "d_tristate" H 2625 5400 60 0000 C CNN +F 2 "" H 2725 5300 60 0000 C CNN +F 3 "" H 2725 5300 60 0000 C CNN + 1 2825 4950 + 0 1 1 0 +$EndComp +$Comp +L d_tristate U11 +U 1 1 68036DCB +P 4075 4975 +F 0 "U11" H 3825 5225 60 0000 C CNN +F 1 "d_tristate" H 3875 5425 60 0000 C CNN +F 2 "" H 3975 5325 60 0000 C CNN +F 3 "" H 3975 5325 60 0000 C CNN + 1 4075 4975 + 0 1 1 0 +$EndComp +$Comp +L d_tristate U14 +U 1 1 68036DCC +P 5350 4925 +F 0 "U14" H 5100 5175 60 0000 C CNN +F 1 "d_tristate" H 5150 5375 60 0000 C CNN +F 2 "" H 5250 5275 60 0000 C CNN +F 3 "" H 5250 5275 60 0000 C CNN + 1 5350 4925 + 0 1 1 0 +$EndComp +$Comp +L d_tristate U17 +U 1 1 68036DCD +P 6550 4925 +F 0 "U17" H 6300 5175 60 0000 C CNN +F 1 "d_tristate" H 6350 5375 60 0000 C CNN +F 2 "" H 6450 5275 60 0000 C CNN +F 3 "" H 6450 5275 60 0000 C CNN + 1 6550 4925 + 0 1 1 0 +$EndComp +$Comp +L d_tristate U20 +U 1 1 68036DCE +P 7775 4925 +F 0 "U20" H 7525 5175 60 0000 C CNN +F 1 "d_tristate" H 7575 5375 60 0000 C CNN +F 2 "" H 7675 5275 60 0000 C CNN +F 3 "" H 7675 5275 60 0000 C CNN + 1 7775 4925 + 0 1 1 0 +$EndComp +$Comp +L d_tristate U23 +U 1 1 68036DCF +P 9075 4925 +F 0 "U23" H 8825 5175 60 0000 C CNN +F 1 "d_tristate" H 8875 5375 60 0000 C CNN +F 2 "" H 8975 5275 60 0000 C CNN +F 3 "" H 8975 5275 60 0000 C CNN + 1 9075 4925 + 0 1 1 0 +$EndComp +Wire Wire Line + 3175 4350 3175 2875 +Wire Wire Line + 3175 2875 3150 2875 +Wire Wire Line + 4425 4375 4425 2875 +Wire Wire Line + 6900 4325 6900 2875 +Wire Wire Line + 5700 4325 5700 2875 +Wire Wire Line + 8125 4325 8125 2875 +Wire Wire Line + 9425 4325 9425 2875 +$Comp +L d_tristate U26 +U 1 1 68036DD0 +P 10450 4925 +F 0 "U26" H 10200 5175 60 0000 C CNN +F 1 "d_tristate" H 10250 5375 60 0000 C CNN +F 2 "" H 10350 5275 60 0000 C CNN +F 3 "" H 10350 5275 60 0000 C CNN + 1 10450 4925 + 0 1 1 0 +$EndComp +Wire Wire Line + 10800 4325 10800 2875 +$Comp +L d_inverter U6 +U 1 1 68036DD1 +P 1900 5950 +F 0 "U6" H 1900 5850 60 0000 C CNN +F 1 "d_inverter" H 1900 6100 60 0000 C CNN +F 2 "" H 1950 5900 60 0000 C CNN +F 3 "" H 1950 5900 60 0000 C CNN + 1 1900 5950 + 0 1 1 0 +$EndComp +$Comp +L d_inverter U9 +U 1 1 68036DD2 +P 3175 5950 +F 0 "U9" H 3175 5850 60 0000 C CNN +F 1 "d_inverter" H 3175 6100 60 0000 C CNN +F 2 "" H 3225 5900 60 0000 C CNN +F 3 "" H 3225 5900 60 0000 C CNN + 1 3175 5950 + 0 1 1 0 +$EndComp +$Comp +L d_inverter U12 +U 1 1 68036DD3 +P 4425 5950 +F 0 "U12" H 4425 5850 60 0000 C CNN +F 1 "d_inverter" H 4425 6100 60 0000 C CNN +F 2 "" H 4475 5900 60 0000 C CNN +F 3 "" H 4475 5900 60 0000 C CNN + 1 4425 5950 + 0 1 1 0 +$EndComp +$Comp +L d_inverter U15 +U 1 1 68036DD4 +P 5700 5950 +F 0 "U15" H 5700 5850 60 0000 C CNN +F 1 "d_inverter" H 5700 6100 60 0000 C CNN +F 2 "" H 5750 5900 60 0000 C CNN +F 3 "" H 5750 5900 60 0000 C CNN + 1 5700 5950 + 0 1 1 0 +$EndComp +$Comp +L d_inverter U18 +U 1 1 68036DD5 +P 6900 5950 +F 0 "U18" H 6900 5850 60 0000 C CNN +F 1 "d_inverter" H 6900 6100 60 0000 C CNN +F 2 "" H 6950 5900 60 0000 C CNN +F 3 "" H 6950 5900 60 0000 C CNN + 1 6900 5950 + 0 1 1 0 +$EndComp +$Comp +L d_inverter U21 +U 1 1 68036DD6 +P 8125 5950 +F 0 "U21" H 8125 5850 60 0000 C CNN +F 1 "d_inverter" H 8125 6100 60 0000 C CNN +F 2 "" H 8175 5900 60 0000 C CNN +F 3 "" H 8175 5900 60 0000 C CNN + 1 8125 5950 + 0 1 1 0 +$EndComp +$Comp +L d_inverter U24 +U 1 1 68036DD7 +P 9425 5950 +F 0 "U24" H 9425 5850 60 0000 C CNN +F 1 "d_inverter" H 9425 6100 60 0000 C CNN +F 2 "" H 9475 5900 60 0000 C CNN +F 3 "" H 9475 5900 60 0000 C CNN + 1 9425 5950 + 0 1 1 0 +$EndComp +$Comp +L d_inverter U27 +U 1 1 68036DD8 +P 10800 5950 +F 0 "U27" H 10800 5850 60 0000 C CNN +F 1 "d_inverter" H 10800 6100 60 0000 C CNN +F 2 "" H 10850 5900 60 0000 C CNN +F 3 "" H 10850 5900 60 0000 C CNN + 1 10800 5950 + 0 1 1 0 +$EndComp +Wire Wire Line + 1900 5650 1900 5525 +Wire Wire Line + 3175 5500 3175 5650 +Wire Wire Line + 4425 5525 4425 5650 +Wire Wire Line + 5700 5475 5700 5650 +Wire Wire Line + 6900 5475 6900 5650 +Wire Wire Line + 8125 5475 8125 5650 +Wire Wire Line + 9425 5475 9425 5650 +Wire Wire Line + 10800 5475 10800 5650 +Wire Wire Line + 10500 5575 10500 4875 +Wire Wire Line + 1400 5575 10500 5575 +Wire Wire Line + 1600 4925 1600 5575 +Connection ~ 1600 5575 +Wire Wire Line + 2875 4900 2875 5575 +Connection ~ 2875 5575 +Wire Wire Line + 4125 4925 4125 5575 +Connection ~ 4125 5575 +Wire Wire Line + 5400 4875 5400 5575 +Connection ~ 5400 5575 +Wire Wire Line + 6600 4875 6600 5575 +Connection ~ 6600 5575 +Wire Wire Line + 7825 4875 7825 5575 +Connection ~ 7825 5575 +Wire Wire Line + 9125 4875 9125 5575 +Connection ~ 9125 5575 +$Comp +L d_inverter U3 +U 1 1 68036DD9 +P 1100 5575 +F 0 "U3" H 1100 5475 60 0000 C CNN +F 1 "d_inverter" H 1100 5725 60 0000 C CNN +F 2 "" H 1150 5525 60 0000 C CNN +F 3 "" H 1150 5525 60 0000 C CNN + 1 1100 5575 + 1 0 0 -1 +$EndComp +Wire Wire Line + 1900 6250 1900 6350 +Wire Wire Line + 800 5575 800 5800 +Wire Wire Line + 800 5800 1300 5800 +Wire Wire Line + 1300 5800 1300 5825 +$Comp +L d_buffer U2 +U 1 1 68036DE5 +P 1050 3825 +F 0 "U2" H 1050 3775 60 0000 C CNN +F 1 "d_buffer" H 1050 3875 60 0000 C CNN +F 2 "" H 1050 3825 60 0000 C CNN +F 3 "" H 1050 3825 60 0000 C CNN + 1 1050 3825 + 1 0 0 -1 +$EndComp +Wire Wire Line + 550 3950 550 3825 +$Comp +L PORT U1 +U 3 1 680374BD +P 1300 6075 +F 0 "U1" H 1350 6175 30 0000 C CNN +F 1 "PORT" H 1300 6075 30 0000 C CNN +F 2 "" H 1300 6075 60 0000 C CNN +F 3 "" H 1300 6075 60 0000 C CNN + 3 1300 6075 + 0 -1 -1 0 +$EndComp +$Comp +L PORT U1 +U 2 1 68037704 +P 800 1800 +F 0 "U1" H 850 1900 30 0000 C CNN +F 1 "PORT" H 800 1800 30 0000 C CNN +F 2 "" H 800 1800 60 0000 C CNN +F 3 "" H 800 1800 60 0000 C CNN + 2 800 1800 + 0 1 1 0 +$EndComp +Wire Wire Line + 800 2225 800 2050 +$Comp +L PORT U1 +U 5 1 680378F4 +P 2050 1775 +F 0 "U1" H 2100 1875 30 0000 C CNN +F 1 "PORT" H 2050 1775 30 0000 C CNN +F 2 "" H 2050 1775 60 0000 C CNN +F 3 "" H 2050 1775 60 0000 C CNN + 5 2050 1775 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 7 1 680379E4 +P 3325 1775 +F 0 "U1" H 3375 1875 30 0000 C CNN +F 1 "PORT" H 3325 1775 30 0000 C CNN +F 2 "" H 3325 1775 60 0000 C CNN +F 3 "" H 3325 1775 60 0000 C CNN + 7 3325 1775 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 9 1 68037AA2 +P 4600 1775 +F 0 "U1" H 4650 1875 30 0000 C CNN +F 1 "PORT" H 4600 1775 30 0000 C CNN +F 2 "" H 4600 1775 60 0000 C CNN +F 3 "" H 4600 1775 60 0000 C CNN + 9 4600 1775 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 11 1 68037C2C +P 5800 1775 +F 0 "U1" H 5850 1875 30 0000 C CNN +F 1 "PORT" H 5800 1775 30 0000 C CNN +F 2 "" H 5800 1775 60 0000 C CNN +F 3 "" H 5800 1775 60 0000 C CNN + 11 5800 1775 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 13 1 68037CF5 +P 7025 1775 +F 0 "U1" H 7075 1875 30 0000 C CNN +F 1 "PORT" H 7025 1775 30 0000 C CNN +F 2 "" H 7025 1775 60 0000 C CNN +F 3 "" H 7025 1775 60 0000 C CNN + 13 7025 1775 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 15 1 68037D90 +P 8325 1725 +F 0 "U1" H 8375 1825 30 0000 C CNN +F 1 "PORT" H 8325 1725 30 0000 C CNN +F 2 "" H 8325 1725 60 0000 C CNN +F 3 "" H 8325 1725 60 0000 C CNN + 15 8325 1725 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 17 1 68037E63 +P 9700 1725 +F 0 "U1" H 9750 1825 30 0000 C CNN +F 1 "PORT" H 9700 1725 30 0000 C CNN +F 2 "" H 9700 1725 60 0000 C CNN +F 3 "" H 9700 1725 60 0000 C CNN + 17 9700 1725 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 1 1 680382FD +P 550 4200 +F 0 "U1" H 600 4300 30 0000 C CNN +F 1 "PORT" H 550 4200 30 0000 C CNN +F 2 "" H 550 4200 60 0000 C CNN +F 3 "" H 550 4200 60 0000 C CNN + 1 550 4200 + 0 -1 -1 0 +$EndComp +$Comp +L PORT U1 +U 18 1 680389CC +P 10425 6250 +F 0 "U1" H 10475 6350 30 0000 C CNN +F 1 "PORT" H 10425 6250 30 0000 C CNN +F 2 "" H 10425 6250 60 0000 C CNN +F 3 "" H 10425 6250 60 0000 C CNN + 18 10425 6250 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 16 1 68038A85 +P 8975 6250 +F 0 "U1" H 9025 6350 30 0000 C CNN +F 1 "PORT" H 8975 6250 30 0000 C CNN +F 2 "" H 8975 6250 60 0000 C CNN +F 3 "" H 8975 6250 60 0000 C CNN + 16 8975 6250 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 14 1 68038BCA +P 7675 6250 +F 0 "U1" H 7725 6350 30 0000 C CNN +F 1 "PORT" H 7675 6250 30 0000 C CNN +F 2 "" H 7675 6250 60 0000 C CNN +F 3 "" H 7675 6250 60 0000 C CNN + 14 7675 6250 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 12 1 68038C2D +P 6400 6250 +F 0 "U1" H 6450 6350 30 0000 C CNN +F 1 "PORT" H 6400 6250 30 0000 C CNN +F 2 "" H 6400 6250 60 0000 C CNN +F 3 "" H 6400 6250 60 0000 C CNN + 12 6400 6250 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 10 1 68038CBA +P 5250 6250 +F 0 "U1" H 5300 6350 30 0000 C CNN +F 1 "PORT" H 5250 6250 30 0000 C CNN +F 2 "" H 5250 6250 60 0000 C CNN +F 3 "" H 5250 6250 60 0000 C CNN + 10 5250 6250 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 8 1 68038D9C +P 4125 6250 +F 0 "U1" H 4175 6350 30 0000 C CNN +F 1 "PORT" H 4125 6250 30 0000 C CNN +F 2 "" H 4125 6250 60 0000 C CNN +F 3 "" H 4125 6250 60 0000 C CNN + 8 4125 6250 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 6 1 68038E2F +P 2800 6250 +F 0 "U1" H 2850 6350 30 0000 C CNN +F 1 "PORT" H 2800 6250 30 0000 C CNN +F 2 "" H 2800 6250 60 0000 C CNN +F 3 "" H 2800 6250 60 0000 C CNN + 6 2800 6250 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 68038E9A +P 1575 6350 +F 0 "U1" H 1625 6450 30 0000 C CNN +F 1 "PORT" H 1575 6350 30 0000 C CNN +F 2 "" H 1575 6350 60 0000 C CNN +F 3 "" H 1575 6350 60 0000 C CNN + 4 1575 6350 + 1 0 0 -1 +$EndComp +Wire Wire Line + 2050 2225 2050 2025 +Wire Wire Line + 3325 2025 3325 2225 +Wire Wire Line + 4600 2025 4600 2225 +Wire Wire Line + 5800 2025 5800 2225 +Wire Wire Line + 7025 2025 7025 2225 +Wire Wire Line + 8325 2225 8325 1975 +Wire Wire Line + 9700 1975 9700 2225 +Wire Wire Line + 10675 6250 10800 6250 +Wire Wire Line + 9225 6250 9425 6250 +Wire Wire Line + 7925 6250 8125 6250 +Wire Wire Line + 6650 6250 6900 6250 +Wire Wire Line + 5500 6250 5700 6250 +Wire Wire Line + 4375 6250 4425 6250 +Wire Wire Line + 3050 6250 3175 6250 +Wire Wire Line + 1900 6350 1825 6350 +$Comp +L PORT U1 +U 19 1 6803F5A5 +P 8950 850 +F 0 "U1" H 9000 950 30 0000 C CNN +F 1 "PORT" H 8950 850 30 0000 C CNN +F 2 "" H 8950 850 60 0000 C CNN +F 3 "" H 8950 850 60 0000 C CNN + 19 8950 850 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 20 1 6803F642 +P 8950 1200 +F 0 "U1" H 9000 1300 30 0000 C CNN +F 1 "PORT" H 8950 1200 30 0000 C CNN +F 2 "" H 8950 1200 60 0000 C CNN +F 3 "" H 8950 1200 60 0000 C CNN + 20 8950 1200 + 1 0 0 -1 +$EndComp +$Comp +L eSim_GND #PWR01 +U 1 1 6803F749 +P 9550 850 +F 0 "#PWR01" H 9550 600 50 0001 C CNN +F 1 "eSim_GND" H 9550 700 50 0000 C CNN +F 2 "" H 9550 850 50 0001 C CNN +F 3 "" H 9550 850 50 0001 C CNN + 1 9550 850 + 1 0 0 -1 +$EndComp +$Comp +L eSim_GND #PWR02 +U 1 1 6803F7E5 +P 9500 1200 +F 0 "#PWR02" H 9500 950 50 0001 C CNN +F 1 "eSim_GND" H 9500 1050 50 0000 C CNN +F 2 "" H 9500 1200 50 0001 C CNN +F 3 "" H 9500 1200 50 0001 C CNN + 1 9500 1200 + 1 0 0 -1 +$EndComp +Wire Wire Line + 9200 1200 9500 1200 +Wire Wire Line + 9550 850 9200 850 +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/74VHC373-D/74VHC373-D.sub b/library/SubcircuitLibrary/74VHC373-D/74VHC373-D.sub new file mode 100644 index 00000000..e78fc2ff --- /dev/null +++ b/library/SubcircuitLibrary/74VHC373-D/74VHC373-D.sub @@ -0,0 +1,110 @@ +* Subcircuit 74VHC373-D +.subckt 74VHC373-D net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ net-_u1-pad17_ net-_u1-pad18_ gnd gnd +* c:\fossee\esim\library\subcircuitlibrary\74vhc373-d\74vhc373-d.cir +* u4 net-_u1-pad2_ net-_u10-pad2_ ? ? ? net-_u4-pad6_ d_dlatch +* u13 net-_u1-pad9_ net-_u10-pad2_ ? ? ? net-_u13-pad6_ d_dlatch +* u10 net-_u1-pad7_ net-_u10-pad2_ ? ? ? net-_u10-pad6_ d_dlatch +* u16 net-_u1-pad11_ net-_u10-pad2_ ? ? ? net-_u16-pad6_ d_dlatch +* u19 net-_u1-pad13_ net-_u10-pad2_ ? ? ? net-_u19-pad6_ d_dlatch +* u22 net-_u1-pad15_ net-_u10-pad2_ ? ? ? net-_u22-pad6_ d_dlatch +* u25 net-_u1-pad17_ net-_u10-pad2_ ? ? ? net-_u25-pad6_ d_dlatch +* u7 net-_u1-pad5_ net-_u10-pad2_ ? ? ? net-_u7-pad6_ d_dlatch +* u5 net-_u4-pad6_ net-_u11-pad2_ net-_u5-pad3_ d_tristate +* u8 net-_u7-pad6_ net-_u11-pad2_ net-_u8-pad3_ d_tristate +* u11 net-_u10-pad6_ net-_u11-pad2_ net-_u11-pad3_ d_tristate +* u14 net-_u13-pad6_ net-_u11-pad2_ net-_u14-pad3_ d_tristate +* u17 net-_u16-pad6_ net-_u11-pad2_ net-_u17-pad3_ d_tristate +* u20 net-_u19-pad6_ net-_u11-pad2_ net-_u20-pad3_ d_tristate +* u23 net-_u22-pad6_ net-_u11-pad2_ net-_u23-pad3_ d_tristate +* u26 net-_u25-pad6_ net-_u11-pad2_ net-_u26-pad3_ d_tristate +* u6 net-_u5-pad3_ net-_u1-pad4_ d_inverter +* u9 net-_u8-pad3_ net-_u1-pad6_ d_inverter +* u12 net-_u11-pad3_ net-_u1-pad8_ d_inverter +* u15 net-_u14-pad3_ net-_u1-pad10_ d_inverter +* u18 net-_u17-pad3_ net-_u1-pad12_ d_inverter +* u21 net-_u20-pad3_ net-_u1-pad14_ d_inverter +* u24 net-_u23-pad3_ net-_u1-pad16_ d_inverter +* u27 net-_u26-pad3_ net-_u1-pad18_ d_inverter +* u3 net-_u1-pad3_ net-_u11-pad2_ d_inverter +* u2 net-_u1-pad1_ net-_u10-pad2_ d_buffer +a1 net-_u1-pad2_ net-_u10-pad2_ ? ? ? net-_u4-pad6_ u4 +a2 net-_u1-pad9_ net-_u10-pad2_ ? ? ? net-_u13-pad6_ u13 +a3 net-_u1-pad7_ net-_u10-pad2_ ? ? ? net-_u10-pad6_ u10 +a4 net-_u1-pad11_ net-_u10-pad2_ ? ? ? net-_u16-pad6_ u16 +a5 net-_u1-pad13_ net-_u10-pad2_ ? ? ? net-_u19-pad6_ u19 +a6 net-_u1-pad15_ net-_u10-pad2_ ? ? ? net-_u22-pad6_ u22 +a7 net-_u1-pad17_ net-_u10-pad2_ ? ? ? net-_u25-pad6_ u25 +a8 net-_u1-pad5_ net-_u10-pad2_ ? ? ? net-_u7-pad6_ u7 +a9 net-_u4-pad6_ net-_u11-pad2_ net-_u5-pad3_ u5 +a10 net-_u7-pad6_ net-_u11-pad2_ net-_u8-pad3_ u8 +a11 net-_u10-pad6_ net-_u11-pad2_ net-_u11-pad3_ u11 +a12 net-_u13-pad6_ net-_u11-pad2_ net-_u14-pad3_ u14 +a13 net-_u16-pad6_ net-_u11-pad2_ net-_u17-pad3_ u17 +a14 net-_u19-pad6_ net-_u11-pad2_ net-_u20-pad3_ u20 +a15 net-_u22-pad6_ net-_u11-pad2_ net-_u23-pad3_ u23 +a16 net-_u25-pad6_ net-_u11-pad2_ net-_u26-pad3_ u26 +a17 net-_u5-pad3_ net-_u1-pad4_ u6 +a18 net-_u8-pad3_ net-_u1-pad6_ u9 +a19 net-_u11-pad3_ net-_u1-pad8_ u12 +a20 net-_u14-pad3_ net-_u1-pad10_ u15 +a21 net-_u17-pad3_ net-_u1-pad12_ u18 +a22 net-_u20-pad3_ net-_u1-pad14_ u21 +a23 net-_u23-pad3_ net-_u1-pad16_ u24 +a24 net-_u26-pad3_ net-_u1-pad18_ u27 +a25 net-_u1-pad3_ net-_u11-pad2_ u3 +a26 net-_u1-pad1_ net-_u10-pad2_ u2 +* Schematic Name: d_dlatch, NgSpice Name: d_dlatch +.model u4 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_dlatch, NgSpice Name: d_dlatch +.model u13 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_dlatch, NgSpice Name: d_dlatch +.model u10 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_dlatch, NgSpice Name: d_dlatch +.model u16 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_dlatch, NgSpice Name: d_dlatch +.model u19 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_dlatch, NgSpice Name: d_dlatch +.model u22 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_dlatch, NgSpice Name: d_dlatch +.model u25 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_dlatch, NgSpice Name: d_dlatch +.model u7 d_dlatch(data_delay=1.0e-9 enable_delay=1.0e-9 set_delay=1.0e-9 reset_delay=1.0e-9 ic=0 data_load=1.0e-12 enable_load=1.0e-12 set_load=1.0e-12 reset_load=1.0e-12 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u5 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u8 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u11 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u14 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u17 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u20 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u23 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u26 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u9 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u12 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u15 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u18 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u21 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u24 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u27 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_buffer, NgSpice Name: d_buffer +.model u2 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Control Statements + +.ends 74VHC373-D
\ No newline at end of file diff --git a/library/SubcircuitLibrary/74VHC373-D/74VHC373-D_Previous_Values.xml b/library/SubcircuitLibrary/74VHC373-D/74VHC373-D_Previous_Values.xml new file mode 100644 index 00000000..7eccc7ec --- /dev/null +++ b/library/SubcircuitLibrary/74VHC373-D/74VHC373-D_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis><source /><model><u4 name="type">d_dlatch<field1 name="Enter Data Delay (default=1.0e-9)" /><field2 name="Enter Enable Delay (default=1.0e-9)" /><field3 name="Enter Set Delay (default=1.0e-9)" /><field4 name="Enter Reset Delay (default=1.0)" /><field5 name="Enter IC (default=0)" /><field6 name="Enter value for Data Load (default=1.0e-12)" /><field7 name="Enter value for Enable Load (default=1.0e-12)" /><field8 name="Enter value for Set Load (default=1.0e-12)" /><field9 name="Enter value for Reset Load (default=1.0e-12)" /><field10 name="Enter Rise Delay (default=1.0e-9)" /><field11 name="Enter Fall Delay (default=1.0e-9)" /></u4><u13 name="type">d_dlatch<field12 name="Enter Data Delay (default=1.0e-9)" /><field13 name="Enter Enable Delay (default=1.0e-9)" /><field14 name="Enter Set Delay (default=1.0e-9)" /><field15 name="Enter Reset Delay (default=1.0)" /><field16 name="Enter IC (default=0)" /><field17 name="Enter value for Data Load (default=1.0e-12)" /><field18 name="Enter value for Enable Load (default=1.0e-12)" /><field19 name="Enter value for Set Load (default=1.0e-12)" /><field20 name="Enter value for Reset Load (default=1.0e-12)" /><field21 name="Enter Rise Delay (default=1.0e-9)" /><field22 name="Enter Fall Delay (default=1.0e-9)" /></u13><u10 name="type">d_dlatch<field23 name="Enter Data Delay (default=1.0e-9)" /><field24 name="Enter Enable Delay (default=1.0e-9)" /><field25 name="Enter Set Delay (default=1.0e-9)" /><field26 name="Enter Reset Delay (default=1.0)" /><field27 name="Enter IC (default=0)" /><field28 name="Enter value for Data Load (default=1.0e-12)" /><field29 name="Enter value for Enable Load (default=1.0e-12)" /><field30 name="Enter value for Set Load (default=1.0e-12)" /><field31 name="Enter value for Reset Load (default=1.0e-12)" /><field32 name="Enter Rise Delay (default=1.0e-9)" /><field33 name="Enter Fall Delay (default=1.0e-9)" /></u10><u16 name="type">d_dlatch<field34 name="Enter Data Delay (default=1.0e-9)" /><field35 name="Enter Enable Delay (default=1.0e-9)" /><field36 name="Enter Set Delay (default=1.0e-9)" /><field37 name="Enter Reset Delay (default=1.0)" /><field38 name="Enter IC (default=0)" /><field39 name="Enter value for Data Load (default=1.0e-12)" /><field40 name="Enter value for Enable Load (default=1.0e-12)" /><field41 name="Enter value for Set Load (default=1.0e-12)" /><field42 name="Enter value for Reset Load (default=1.0e-12)" /><field43 name="Enter Rise Delay (default=1.0e-9)" /><field44 name="Enter Fall Delay (default=1.0e-9)" /></u16><u19 name="type">d_dlatch<field45 name="Enter Data Delay (default=1.0e-9)" /><field46 name="Enter Enable Delay (default=1.0e-9)" /><field47 name="Enter Set Delay (default=1.0e-9)" /><field48 name="Enter Reset Delay (default=1.0)" /><field49 name="Enter IC (default=0)" /><field50 name="Enter value for Data Load (default=1.0e-12)" /><field51 name="Enter value for Enable Load (default=1.0e-12)" /><field52 name="Enter value for Set Load (default=1.0e-12)" /><field53 name="Enter value for Reset Load (default=1.0e-12)" /><field54 name="Enter Rise Delay (default=1.0e-9)" /><field55 name="Enter Fall Delay (default=1.0e-9)" /></u19><u22 name="type">d_dlatch<field56 name="Enter Data Delay (default=1.0e-9)" /><field57 name="Enter Enable Delay (default=1.0e-9)" /><field58 name="Enter Set Delay (default=1.0e-9)" /><field59 name="Enter Reset Delay (default=1.0)" /><field60 name="Enter IC (default=0)" /><field61 name="Enter value for Data Load (default=1.0e-12)" /><field62 name="Enter value for Enable Load (default=1.0e-12)" /><field63 name="Enter value for Set Load (default=1.0e-12)" /><field64 name="Enter value for Reset Load (default=1.0e-12)" /><field65 name="Enter Rise Delay (default=1.0e-9)" /><field66 name="Enter Fall Delay (default=1.0e-9)" /></u22><u25 name="type">d_dlatch<field67 name="Enter Data Delay (default=1.0e-9)" /><field68 name="Enter Enable Delay (default=1.0e-9)" /><field69 name="Enter Set Delay (default=1.0e-9)" /><field70 name="Enter Reset Delay (default=1.0)" /><field71 name="Enter IC (default=0)" /><field72 name="Enter value for Data Load (default=1.0e-12)" /><field73 name="Enter value for Enable Load (default=1.0e-12)" /><field74 name="Enter value for Set Load (default=1.0e-12)" /><field75 name="Enter value for Reset Load (default=1.0e-12)" /><field76 name="Enter Rise Delay (default=1.0e-9)" /><field77 name="Enter Fall Delay (default=1.0e-9)" /></u25><u7 name="type">d_dlatch<field78 name="Enter Data Delay (default=1.0e-9)" /><field79 name="Enter Enable Delay (default=1.0e-9)" /><field80 name="Enter Set Delay (default=1.0e-9)" /><field81 name="Enter Reset Delay (default=1.0)" /><field82 name="Enter IC (default=0)" /><field83 name="Enter value for Data Load (default=1.0e-12)" /><field84 name="Enter value for Enable Load (default=1.0e-12)" /><field85 name="Enter value for Set Load (default=1.0e-12)" /><field86 name="Enter value for Reset Load (default=1.0e-12)" /><field87 name="Enter Rise Delay (default=1.0e-9)" /><field88 name="Enter Fall Delay (default=1.0e-9)" /></u7><u5 name="type">d_tristate<field89 name="Enter Delay (default=1.0e-9)" /><field90 name="Enter Input Load (default=1.0e-12)" /><field91 name="Enter Enable Load (default=1.0e-12)" /></u5><u8 name="type">d_tristate<field92 name="Enter Delay (default=1.0e-9)" /><field93 name="Enter Input Load (default=1.0e-12)" /><field94 name="Enter Enable Load (default=1.0e-12)" /></u8><u11 name="type">d_tristate<field95 name="Enter Delay (default=1.0e-9)" /><field96 name="Enter Input Load (default=1.0e-12)" /><field97 name="Enter Enable Load (default=1.0e-12)" /></u11><u14 name="type">d_tristate<field98 name="Enter Delay (default=1.0e-9)" /><field99 name="Enter Input Load (default=1.0e-12)" /><field100 name="Enter Enable Load (default=1.0e-12)" /></u14><u17 name="type">d_tristate<field101 name="Enter Delay (default=1.0e-9)" /><field102 name="Enter Input Load (default=1.0e-12)" /><field103 name="Enter Enable Load (default=1.0e-12)" /></u17><u20 name="type">d_tristate<field104 name="Enter Delay (default=1.0e-9)" /><field105 name="Enter Input Load (default=1.0e-12)" /><field106 name="Enter Enable Load (default=1.0e-12)" /></u20><u23 name="type">d_tristate<field107 name="Enter Delay (default=1.0e-9)" /><field108 name="Enter Input Load (default=1.0e-12)" /><field109 name="Enter Enable Load (default=1.0e-12)" /></u23><u26 name="type">d_tristate<field110 name="Enter Delay (default=1.0e-9)" /><field111 name="Enter Input Load (default=1.0e-12)" /><field112 name="Enter Enable Load (default=1.0e-12)" /></u26><u6 name="type">d_inverter<field113 name="Enter Rise Delay (default=1.0e-9)" /><field114 name="Enter Fall Delay (default=1.0e-9)" /><field115 name="Enter Input Load (default=1.0e-12)" /></u6><u9 name="type">d_inverter<field116 name="Enter Rise Delay (default=1.0e-9)" /><field117 name="Enter Fall Delay (default=1.0e-9)" /><field118 name="Enter Input Load (default=1.0e-12)" /></u9><u12 name="type">d_inverter<field119 name="Enter Rise Delay (default=1.0e-9)" /><field120 name="Enter Fall Delay (default=1.0e-9)" /><field121 name="Enter Input Load (default=1.0e-12)" /></u12><u15 name="type">d_inverter<field122 name="Enter Rise Delay (default=1.0e-9)" /><field123 name="Enter Fall Delay (default=1.0e-9)" /><field124 name="Enter Input Load (default=1.0e-12)" /></u15><u18 name="type">d_inverter<field125 name="Enter Rise Delay (default=1.0e-9)" /><field126 name="Enter Fall Delay (default=1.0e-9)" /><field127 name="Enter Input Load (default=1.0e-12)" /></u18><u21 name="type">d_inverter<field128 name="Enter Rise Delay (default=1.0e-9)" /><field129 name="Enter Fall Delay (default=1.0e-9)" /><field130 name="Enter Input Load (default=1.0e-12)" /></u21><u24 name="type">d_inverter<field131 name="Enter Rise Delay (default=1.0e-9)" /><field132 name="Enter Fall Delay (default=1.0e-9)" /><field133 name="Enter Input Load (default=1.0e-12)" /></u24><u27 name="type">d_inverter<field134 name="Enter Rise Delay (default=1.0e-9)" /><field135 name="Enter Fall Delay (default=1.0e-9)" /><field136 name="Enter Input Load (default=1.0e-12)" /></u27><u3 name="type">d_inverter<field137 name="Enter Rise Delay (default=1.0e-9)" /><field138 name="Enter Fall Delay (default=1.0e-9)" /><field139 name="Enter Input Load (default=1.0e-12)" /></u3><u2 name="type">d_buffer<field140 name="Enter Rise Delay (default=1.0e-9)" /><field141 name="Enter Fall Delay (default=1.0e-9)" /><field142 name="Enter Input Load (default=1.0e-12)" /></u2></model><devicemodel /><subcircuit /></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/74VHC373-D/analysis b/library/SubcircuitLibrary/74VHC373-D/analysis new file mode 100644 index 00000000..ebd5c0a9 --- /dev/null +++ b/library/SubcircuitLibrary/74VHC373-D/analysis @@ -0,0 +1 @@ +.tran 0e-00 0e-00 0e-00
\ No newline at end of file diff --git a/library/SubcircuitLibrary/CA3160A/CA3160A-cache.lib b/library/SubcircuitLibrary/CA3160A/CA3160A-cache.lib new file mode 100644 index 00000000..8ffbd3d6 --- /dev/null +++ b/library/SubcircuitLibrary/CA3160A/CA3160A-cache.lib @@ -0,0 +1,201 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 P +X ~ 2 250 0 100 L 30 30 2 1 P +X ~ 3 250 0 100 L 30 30 3 1 P +X ~ 4 250 0 100 L 30 30 4 1 P +X ~ 5 250 0 100 L 30 30 5 1 P +X ~ 6 250 0 100 L 30 30 6 1 P +X ~ 7 250 0 100 L 30 30 7 1 P +X ~ 8 250 0 100 L 30 30 8 1 P +X ~ 9 250 0 100 L 30 30 9 1 P +X ~ 10 250 0 100 L 30 30 10 1 P +X ~ 11 250 0 100 L 30 30 11 1 P +X ~ 12 250 0 100 L 30 30 12 1 P +X ~ 13 250 0 100 L 30 30 13 1 P +X ~ 14 250 0 100 L 30 30 14 1 P +X ~ 15 250 0 100 L 30 30 15 1 P +X ~ 16 250 0 100 L 30 30 16 1 P +X ~ 17 250 0 100 L 30 30 17 1 P +X ~ 18 250 0 100 L 30 30 18 1 P +X ~ 19 250 0 100 L 30 30 19 1 P +X ~ 20 250 0 100 L 30 30 20 1 P +X ~ 21 250 0 100 L 30 30 21 1 P +X ~ 22 250 0 100 L 30 30 22 1 P +X ~ 23 250 0 100 L 30 30 23 1 P +X ~ 24 250 0 100 L 30 30 24 1 P +X ~ 25 250 0 100 L 30 30 25 1 P +X ~ 26 250 0 100 L 30 30 26 1 P +ENDDRAW +ENDDEF +# +# eSim_CP1 +# +DEF eSim_CP1 C 0 10 N N 1 F N +F0 "C" 25 100 50 H V L CNN +F1 "eSim_CP1" 25 -100 50 H V L CNN +F2 "" 0 0 50 H I C CNN +F3 "" 0 0 50 H I C CNN +ALIAS capacitor_polarised +$FPLIST + CP_* +$ENDFPLIST +DRAW +A 0 -150 128 1287 513 0 1 20 N -80 -50 80 -50 +P 2 0 1 20 -80 30 80 30 N +P 2 0 1 0 -70 90 -30 90 N +P 2 0 1 0 -50 70 -50 110 N +X ~ 1 0 150 110 D 50 50 1 1 P +X ~ 2 0 -150 130 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# eSim_Diode +# +DEF eSim_Diode D 0 40 N N 1 F N +F0 "D" 0 100 50 H V C CNN +F1 "eSim_Diode" 0 -100 50 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +$FPLIST + TO-???* + *SingleDiode + *_Diode_* + *SingleDiode* + D_* +$ENDFPLIST +DRAW +T 0 -100 50 60 0 0 0 A Normal 0 C C +T 0 100 50 60 0 0 0 K Normal 0 C C +P 2 0 1 6 50 50 50 -50 N +P 3 0 1 0 -50 50 50 0 -50 -50 F +X A 1 -150 0 100 R 40 40 1 1 P +X K 2 150 0 100 L 40 40 1 1 P +ENDDRAW +ENDDEF +# +# eSim_MOS_N +# +DEF eSim_MOS_N M 0 0 Y N 1 F N +F0 "M" 0 -150 50 H V R CNN +F1 "eSim_MOS_N" 100 -50 50 H V R CNN +F2 "" 300 -300 29 H V C CNN +F3 "" 100 -200 60 H V C CNN +ALIAS mosfet_n +DRAW +C 150 -200 111 0 1 10 N +P 2 0 1 10 130 -290 130 -250 N +P 2 0 1 0 130 -270 200 -270 N +P 2 0 1 10 130 -220 130 -180 N +P 2 0 1 0 130 -200 200 -200 N +P 2 0 1 10 130 -150 130 -110 N +P 2 0 1 0 130 -130 200 -130 N +P 2 0 1 0 200 -300 200 -270 N +P 2 0 1 0 200 -130 200 -100 N +P 3 0 1 10 110 -275 110 -125 110 -125 N +P 3 0 1 0 200 -200 300 -200 300 -250 N +P 4 0 1 0 140 -200 180 -215 180 -185 140 -200 F +X D 1 200 0 100 D 50 50 1 1 P +X G 2 -100 -200 210 R 50 50 1 1 P +X S 3 200 -400 100 U 50 50 1 1 P +X B 4 300 -350 98 U 47 47 1 1 P +ENDDRAW +ENDDEF +# +# eSim_MOS_P +# +DEF eSim_MOS_P M 0 0 Y N 1 F N +F0 "M" -50 50 50 H V R CNN +F1 "eSim_MOS_P" 50 150 50 H V R CNN +F2 "" 250 100 29 H V C CNN +F3 "" 50 0 60 H V C CNN +ALIAS mosfet_p +DRAW +C 100 0 111 0 1 10 N +P 2 0 1 0 80 -70 150 -70 N +P 2 0 1 10 80 -50 80 -90 N +P 2 0 1 0 80 0 150 0 N +P 2 0 1 10 80 20 80 -20 N +P 2 0 1 0 80 70 150 70 N +P 2 0 1 10 80 90 80 50 N +P 2 0 1 0 150 -70 150 -100 N +P 2 0 1 0 150 100 150 70 N +P 3 0 1 10 60 75 60 -75 60 -75 N +P 3 0 1 0 150 0 250 0 250 -50 N +P 4 0 1 0 140 0 100 -15 100 15 140 0 F +X D 1 150 200 100 D 50 50 1 1 P +X G 2 -150 0 210 R 50 50 1 1 P +X S 3 150 -200 100 U 50 50 1 1 P +X B 4 250 -150 100 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# eSim_NPN +# +DEF eSim_NPN Q 0 0 Y N 1 F N +F0 "Q" -100 50 50 H V R CNN +F1 "eSim_NPN" -50 150 50 H V R CNN +F2 "" 200 100 29 H V C CNN +F3 "" 0 0 60 H V C CNN +ALIAS BC547 Q2N2222 +DRAW +C 50 0 111 0 1 10 N +P 2 0 1 0 25 25 100 100 N +P 3 0 1 0 25 -25 100 -100 100 -100 N +P 3 0 1 20 25 75 25 -75 25 -75 N +P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F +X C 1 100 200 100 D 50 50 1 1 P +X B 2 -200 0 225 R 50 50 1 1 P +X E 3 100 -200 100 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# eSim_R +# +DEF eSim_R R 0 0 N Y 1 F N +F0 "R" 50 130 50 H V C CNN +F1 "eSim_R" 50 -50 50 H V C CNN +F2 "" 50 -20 30 H V C CNN +F3 "" 50 50 30 V V C CNN +ALIAS resistor +$FPLIST + R_* + Resistor_* +$ENDFPLIST +DRAW +S 150 10 -50 90 0 1 10 N +X ~ 1 -100 50 50 R 60 60 1 1 P +X ~ 2 200 50 50 L 60 60 1 1 P +ENDDRAW +ENDDEF +# +# zener +# +DEF zener U 0 40 Y Y 1 F N +F0 "U" -50 -100 60 H V C CNN +F1 "zener" 0 100 60 H V C CNN +F2 "" 50 0 60 H V C CNN +F3 "" 50 0 60 H V C CNN +DRAW +P 2 0 1 0 100 -50 50 -100 N +P 2 0 1 0 100 50 100 -50 N +P 2 0 1 0 100 50 150 100 N +P 4 0 1 0 0 50 0 -50 100 0 0 50 N +X ~ IN -200 0 200 R 50 43 1 1 I +X ~ OUT 300 0 200 L 50 43 1 1 O +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/CA3160A/CA3160A.cir b/library/SubcircuitLibrary/CA3160A/CA3160A.cir new file mode 100644 index 00000000..c72c6eb5 --- /dev/null +++ b/library/SubcircuitLibrary/CA3160A/CA3160A.cir @@ -0,0 +1,41 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\CA3160A\CA3160A.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 04/26/25 14:47:26 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +D2 Net-_D1-Pad2_ Net-_D2-Pad2_ eSim_Diode +D3 Net-_D2-Pad2_ Net-_D3-Pad2_ eSim_Diode +D4 Net-_D3-Pad2_ Net-_D4-Pad2_ eSim_Diode +R2 Net-_R2-Pad1_ Net-_D4-Pad2_ 40k +U2 Net-_R2-Pad1_ Net-_R1-Pad2_ zener +R3 Net-_R2-Pad1_ Net-_M8-Pad3_ 5k +M1 Net-_D1-Pad1_ Net-_D1-Pad1_ Net-_M1-Pad3_ Net-_M1-Pad3_ eSim_MOS_P +M3 Net-_M3-Pad1_ Net-_D1-Pad1_ Net-_M1-Pad3_ Net-_M1-Pad3_ eSim_MOS_P +M4 Net-_M2-Pad3_ Net-_D4-Pad2_ Net-_M3-Pad1_ Net-_M3-Pad1_ eSim_MOS_P +M6 Net-_M6-Pad1_ Net-_D1-Pad1_ Net-_M1-Pad3_ Net-_M1-Pad3_ eSim_MOS_P +M7 Net-_M7-Pad1_ Net-_D4-Pad2_ Net-_M6-Pad1_ Net-_M6-Pad1_ eSim_MOS_P +M2 Net-_M2-Pad1_ Net-_M2-Pad2_ Net-_M2-Pad3_ Net-_M2-Pad3_ eSim_MOS_P +M5 Net-_M5-Pad1_ Net-_M5-Pad2_ Net-_M2-Pad3_ Net-_M2-Pad3_ eSim_MOS_P +R5 Net-_M2-Pad1_ Net-_Q1-Pad1_ 1k +R7 Net-_M5-Pad1_ Net-_C1-Pad2_ 1k +Q1 Net-_Q1-Pad1_ Net-_M2-Pad1_ Net-_Q1-Pad3_ eSim_NPN +Q2 Net-_C1-Pad2_ Net-_M2-Pad1_ Net-_Q2-Pad3_ eSim_NPN +R6 Net-_Q1-Pad3_ Net-_M8-Pad3_ 1k +R8 Net-_Q2-Pad3_ Net-_M8-Pad3_ 1k +Q3 Net-_M7-Pad1_ Net-_C1-Pad2_ Net-_M8-Pad3_ eSim_NPN +M8 Net-_M8-Pad1_ Net-_M7-Pad1_ Net-_M8-Pad3_ Net-_M8-Pad3_ eSim_MOS_N +M9 Net-_M8-Pad1_ Net-_M7-Pad1_ Net-_M1-Pad3_ Net-_M1-Pad3_ eSim_MOS_P +U3 Net-_R4-Pad2_ Net-_M2-Pad2_ zener +U4 Net-_R4-Pad1_ Net-_M2-Pad3_ zener +R4 Net-_R4-Pad1_ Net-_R4-Pad2_ 10 +R1 Net-_M1-Pad3_ Net-_R1-Pad2_ 10 +D1 Net-_D1-Pad1_ Net-_D1-Pad2_ eSim_Diode +U5 Net-_R4-Pad1_ Net-_M5-Pad2_ zener +R9 Net-_M7-Pad1_ Net-_C1-Pad1_ 2k +C1 Net-_C1-Pad1_ Net-_C1-Pad2_ 30p +U1 Net-_M2-Pad2_ Net-_M5-Pad2_ Net-_Q1-Pad3_ Net-_Q2-Pad3_ Net-_M7-Pad1_ Net-_M8-Pad3_ Net-_M8-Pad1_ Net-_M1-Pad3_ PORT + +.end diff --git a/library/SubcircuitLibrary/CA3160A/CA3160A.cir.out b/library/SubcircuitLibrary/CA3160A/CA3160A.cir.out new file mode 100644 index 00000000..2110d504 --- /dev/null +++ b/library/SubcircuitLibrary/CA3160A/CA3160A.cir.out @@ -0,0 +1,58 @@ +* c:\fossee\esim\library\subcircuitlibrary\ca3160a\ca3160a.cir + +.include NPN.lib +.include PMOS-5um.lib +.include NMOS-5um.lib +.include schottky.lib +d2 net-_d1-pad2_ net-_d2-pad2_ 1N5819 +d3 net-_d2-pad2_ net-_d3-pad2_ 1N5819 +d4 net-_d3-pad2_ net-_d4-pad2_ 1N5819 +r2 net-_r2-pad1_ net-_d4-pad2_ 40k +* u2 net-_r2-pad1_ net-_r1-pad2_ zener +r3 net-_r2-pad1_ net-_m8-pad3_ 5k +m1 net-_d1-pad1_ net-_d1-pad1_ net-_m1-pad3_ net-_m1-pad3_ mos_p W=100u L=100u M=1 +m3 net-_m3-pad1_ net-_d1-pad1_ net-_m1-pad3_ net-_m1-pad3_ mos_p W=100u L=100u M=1 +m4 net-_m2-pad3_ net-_d4-pad2_ net-_m3-pad1_ net-_m3-pad1_ mos_p W=100u L=100u M=1 +m6 net-_m6-pad1_ net-_d1-pad1_ net-_m1-pad3_ net-_m1-pad3_ mos_p W=100u L=100u M=1 +m7 net-_m7-pad1_ net-_d4-pad2_ net-_m6-pad1_ net-_m6-pad1_ mos_p W=100u L=100u M=1 +m2 net-_m2-pad1_ net-_m2-pad2_ net-_m2-pad3_ net-_m2-pad3_ mos_p W=100u L=100u M=1 +m5 net-_m5-pad1_ net-_m5-pad2_ net-_m2-pad3_ net-_m2-pad3_ mos_p W=100u L=100u M=1 +r5 net-_m2-pad1_ net-_q1-pad1_ 1k +r7 net-_m5-pad1_ net-_c1-pad2_ 1k +q1 net-_q1-pad1_ net-_m2-pad1_ net-_q1-pad3_ Q2N2222 +q2 net-_c1-pad2_ net-_m2-pad1_ net-_q2-pad3_ Q2N2222 +r6 net-_q1-pad3_ net-_m8-pad3_ 1k +r8 net-_q2-pad3_ net-_m8-pad3_ 1k +q3 net-_m7-pad1_ net-_c1-pad2_ net-_m8-pad3_ Q2N2222 +m8 net-_m8-pad1_ net-_m7-pad1_ net-_m8-pad3_ net-_m8-pad3_ mos_n W=100u L=100u M=1 +m9 net-_m8-pad1_ net-_m7-pad1_ net-_m1-pad3_ net-_m1-pad3_ mos_p W=100u L=100u M=1 +* u3 net-_r4-pad2_ net-_m2-pad2_ zener +* u4 net-_r4-pad1_ net-_m2-pad3_ zener +r4 net-_r4-pad1_ net-_r4-pad2_ 10 +r1 net-_m1-pad3_ net-_r1-pad2_ 10 +d1 net-_d1-pad1_ net-_d1-pad2_ 1N5819 +* u5 net-_r4-pad1_ net-_m5-pad2_ zener +r9 net-_m7-pad1_ net-_c1-pad1_ 2k +c1 net-_c1-pad1_ net-_c1-pad2_ 30p +* u1 net-_m2-pad2_ net-_m5-pad2_ net-_q1-pad3_ net-_q2-pad3_ net-_m7-pad1_ net-_m8-pad3_ net-_m8-pad1_ net-_m1-pad3_ port +a1 net-_r2-pad1_ net-_r1-pad2_ u2 +a2 net-_r4-pad2_ net-_m2-pad2_ u3 +a3 net-_r4-pad1_ net-_m2-pad3_ u4 +a4 net-_r4-pad1_ net-_m5-pad2_ u5 +* Schematic Name: zener, NgSpice Name: zener +.model u2 zener(v_breakdown=8.3 i_breakdown=20.0e-3 i_sat=1.0e-12 n_forward=1.0 limit_switch=FALSE ) +* Schematic Name: zener, NgSpice Name: zener +.model u3 zener(v_breakdown=5.6 i_breakdown=20.0e-3 i_sat=1.0e-12 n_forward=1.0 limit_switch=FALSE ) +* Schematic Name: zener, NgSpice Name: zener +.model u4 zener(v_breakdown=5.6 i_breakdown=20.0e-3 i_sat=1.0e-12 n_forward=1.0 limit_switch=FALSE ) +* Schematic Name: zener, NgSpice Name: zener +.model u5 zener(v_breakdown=5.6 i_breakdown=20.0e-3 i_sat=1.0e-12 n_forward=1.0 limit_switch=FALSE ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/CA3160A/CA3160A.pro b/library/SubcircuitLibrary/CA3160A/CA3160A.pro new file mode 100644 index 00000000..e27a398b --- /dev/null +++ b/library/SubcircuitLibrary/CA3160A/CA3160A.pro @@ -0,0 +1,73 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts diff --git a/library/SubcircuitLibrary/CA3160A/CA3160A.sch b/library/SubcircuitLibrary/CA3160A/CA3160A.sch new file mode 100644 index 00000000..4a875be4 --- /dev/null +++ b/library/SubcircuitLibrary/CA3160A/CA3160A.sch @@ -0,0 +1,705 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:CA3130-cache +LIBS:CA3130A_Test-cache +EELAYER 25 0 +EELAYER END +$Descr B 17000 11000 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L eSim_Diode D2 +U 1 1 680CA884 +P 5225 3725 +F 0 "D2" H 5225 3825 50 0000 C CNN +F 1 "eSim_Diode" H 5225 3625 50 0000 C CNN +F 2 "" H 5225 3725 60 0000 C CNN +F 3 "" H 5225 3725 60 0000 C CNN + 1 5225 3725 + 0 1 1 0 +$EndComp +$Comp +L eSim_Diode D3 +U 1 1 680CA885 +P 5225 4100 +F 0 "D3" H 5225 4200 50 0000 C CNN +F 1 "eSim_Diode" H 5225 4000 50 0000 C CNN +F 2 "" H 5225 4100 60 0000 C CNN +F 3 "" H 5225 4100 60 0000 C CNN + 1 5225 4100 + 0 1 1 0 +$EndComp +$Comp +L eSim_Diode D4 +U 1 1 680CA886 +P 5225 4500 +F 0 "D4" H 5225 4600 50 0000 C CNN +F 1 "eSim_Diode" H 5225 4400 50 0000 C CNN +F 2 "" H 5225 4500 60 0000 C CNN +F 3 "" H 5225 4500 60 0000 C CNN + 1 5225 4500 + 0 1 1 0 +$EndComp +$Comp +L resistor R2 +U 1 1 680CA887 +P 4425 4875 +F 0 "R2" H 4475 5005 50 0000 C CNN +F 1 "40k" H 4475 4825 50 0000 C CNN +F 2 "" H 4475 4855 30 0000 C CNN +F 3 "" V 4475 4925 30 0000 C CNN + 1 4425 4875 + 1 0 0 -1 +$EndComp +$Comp +L zener U2 +U 1 1 680CA888 +P 4000 4150 +F 0 "U2" H 3950 4050 60 0000 C CNN +F 1 "zener" H 4000 4250 60 0000 C CNN +F 2 "" H 4050 4150 60 0000 C CNN +F 3 "" H 4050 4150 60 0000 C CNN + 1 4000 4150 + 0 -1 -1 0 +$EndComp +$Comp +L resistor R3 +U 1 1 680CA889 +P 4450 5275 +F 0 "R3" H 4500 5405 50 0000 C CNN +F 1 "5k" H 4500 5225 50 0000 C CNN +F 2 "" H 4500 5255 30 0000 C CNN +F 3 "" V 4500 5325 30 0000 C CNN + 1 4450 5275 + 1 0 0 -1 +$EndComp +$Comp +L eSim_MOS_P M1 +U 1 1 680CA88A +P 5375 2700 +F 0 "M1" H 5325 2750 50 0000 R CNN +F 1 "eSim_MOS_P" H 5425 2850 50 0000 R CNN +F 2 "" H 5625 2800 29 0000 C CNN +F 3 "" H 5425 2700 60 0000 C CNN + 1 5375 2700 + -1 0 0 1 +$EndComp +$Comp +L eSim_MOS_P M3 +U 1 1 680CA88B +P 6575 2700 +F 0 "M3" H 6525 2750 50 0000 R CNN +F 1 "eSim_MOS_P" H 6625 2850 50 0000 R CNN +F 2 "" H 6825 2800 29 0000 C CNN +F 3 "" H 6625 2700 60 0000 C CNN + 1 6575 2700 + 1 0 0 1 +$EndComp +$Comp +L eSim_MOS_P M4 +U 1 1 680CA88C +P 6575 3350 +F 0 "M4" H 6525 3400 50 0000 R CNN +F 1 "eSim_MOS_P" H 6625 3500 50 0000 R CNN +F 2 "" H 6825 3450 29 0000 C CNN +F 3 "" H 6625 3350 60 0000 C CNN + 1 6575 3350 + 1 0 0 1 +$EndComp +$Comp +L eSim_MOS_P M6 +U 1 1 680CA88D +P 8850 2625 +F 0 "M6" H 8800 2675 50 0000 R CNN +F 1 "eSim_MOS_P" H 8900 2775 50 0000 R CNN +F 2 "" H 9100 2725 29 0000 C CNN +F 3 "" H 8900 2625 60 0000 C CNN + 1 8850 2625 + 1 0 0 1 +$EndComp +$Comp +L eSim_MOS_P M7 +U 1 1 680CA88E +P 8850 3400 +F 0 "M7" H 8800 3450 50 0000 R CNN +F 1 "eSim_MOS_P" H 8900 3550 50 0000 R CNN +F 2 "" H 9100 3500 29 0000 C CNN +F 3 "" H 8900 3400 60 0000 C CNN + 1 8850 3400 + 1 0 0 1 +$EndComp +$Comp +L eSim_MOS_P M2 +U 1 1 680CA88F +P 5700 6050 +F 0 "M2" H 5650 6100 50 0000 R CNN +F 1 "eSim_MOS_P" H 5750 6200 50 0000 R CNN +F 2 "" H 5950 6150 29 0000 C CNN +F 3 "" H 5750 6050 60 0000 C CNN + 1 5700 6050 + 1 0 0 1 +$EndComp +$Comp +L eSim_MOS_P M5 +U 1 1 680CA890 +P 6925 6050 +F 0 "M5" H 6875 6100 50 0000 R CNN +F 1 "eSim_MOS_P" H 6975 6200 50 0000 R CNN +F 2 "" H 7175 6150 29 0000 C CNN +F 3 "" H 6975 6050 60 0000 C CNN + 1 6925 6050 + -1 0 0 1 +$EndComp +$Comp +L resistor R5 +U 1 1 680CA891 +P 5800 6700 +F 0 "R5" H 5850 6830 50 0000 C CNN +F 1 "1k" H 5850 6650 50 0000 C CNN +F 2 "" H 5850 6680 30 0000 C CNN +F 3 "" V 5850 6750 30 0000 C CNN + 1 5800 6700 + 0 1 1 0 +$EndComp +$Comp +L resistor R7 +U 1 1 680CA892 +P 6725 6700 +F 0 "R7" H 6775 6830 50 0000 C CNN +F 1 "1k" H 6775 6650 50 0000 C CNN +F 2 "" H 6775 6680 30 0000 C CNN +F 3 "" V 6775 6750 30 0000 C CNN + 1 6725 6700 + 0 1 1 0 +$EndComp +$Comp +L eSim_NPN Q1 +U 1 1 680CA893 +P 5950 7200 +F 0 "Q1" H 5850 7250 50 0000 R CNN +F 1 "eSim_NPN" H 5900 7350 50 0000 R CNN +F 2 "" H 6150 7300 29 0000 C CNN +F 3 "" H 5950 7200 60 0000 C CNN + 1 5950 7200 + -1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q2 +U 1 1 680CA894 +P 6675 7200 +F 0 "Q2" H 6575 7250 50 0000 R CNN +F 1 "eSim_NPN" H 6625 7350 50 0000 R CNN +F 2 "" H 6875 7300 29 0000 C CNN +F 3 "" H 6675 7200 60 0000 C CNN + 1 6675 7200 + 1 0 0 -1 +$EndComp +$Comp +L resistor R6 +U 1 1 680CA895 +P 5800 7725 +F 0 "R6" H 5850 7855 50 0000 C CNN +F 1 "1k" H 5850 7675 50 0000 C CNN +F 2 "" H 5850 7705 30 0000 C CNN +F 3 "" V 5850 7775 30 0000 C CNN + 1 5800 7725 + 0 1 1 0 +$EndComp +$Comp +L resistor R8 +U 1 1 680CA896 +P 6725 7725 +F 0 "R8" H 6775 7855 50 0000 C CNN +F 1 "1k" H 6775 7675 50 0000 C CNN +F 2 "" H 6775 7705 30 0000 C CNN +F 3 "" V 6775 7775 30 0000 C CNN + 1 6725 7725 + 0 1 1 0 +$EndComp +$Comp +L eSim_NPN Q3 +U 1 1 680CA897 +P 8900 6950 +F 0 "Q3" H 8800 7000 50 0000 R CNN +F 1 "eSim_NPN" H 8850 7100 50 0000 R CNN +F 2 "" H 9100 7050 29 0000 C CNN +F 3 "" H 8900 6950 60 0000 C CNN + 1 8900 6950 + 1 0 0 -1 +$EndComp +$Comp +L eSim_MOS_N M8 +U 1 1 680CA898 +P 10375 6225 +F 0 "M8" H 10375 6075 50 0000 R CNN +F 1 "eSim_MOS_N" H 10475 6175 50 0000 R CNN +F 2 "" H 10675 5925 29 0000 C CNN +F 3 "" H 10475 6025 60 0000 C CNN + 1 10375 6225 + 1 0 0 -1 +$EndComp +$Comp +L eSim_MOS_P M9 +U 1 1 680CA899 +P 10425 5750 +F 0 "M9" H 10375 5800 50 0000 R CNN +F 1 "eSim_MOS_P" H 10475 5900 50 0000 R CNN +F 2 "" H 10675 5850 29 0000 C CNN +F 3 "" H 10475 5750 60 0000 C CNN + 1 10425 5750 + 1 0 0 1 +$EndComp +$Comp +L zener U3 +U 1 1 680CA89D +P 5600 5375 +F 0 "U3" H 5550 5275 60 0000 C CNN +F 1 "zener" H 5600 5475 60 0000 C CNN +F 2 "" H 5650 5375 60 0000 C CNN +F 3 "" H 5650 5375 60 0000 C CNN + 1 5600 5375 + -1 0 0 1 +$EndComp +$Comp +L zener U4 +U 1 1 680CA89E +P 6425 5250 +F 0 "U4" H 6375 5150 60 0000 C CNN +F 1 "zener" H 6425 5350 60 0000 C CNN +F 2 "" H 6475 5250 60 0000 C CNN +F 3 "" H 6475 5250 60 0000 C CNN + 1 6425 5250 + 0 1 1 0 +$EndComp +$Comp +L resistor R4 +U 1 1 680CA8A0 +P 5750 5125 +F 0 "R4" H 5800 5255 50 0000 C CNN +F 1 "10" H 5800 5075 50 0000 C CNN +F 2 "" H 5800 5105 30 0000 C CNN +F 3 "" V 5800 5175 30 0000 C CNN + 1 5750 5125 + 0 1 1 0 +$EndComp +$Comp +L resistor R1 +U 1 1 680CA8A1 +P 3950 3600 +F 0 "R1" H 4000 3730 50 0000 C CNN +F 1 "10" H 4000 3550 50 0000 C CNN +F 2 "" H 4000 3580 30 0000 C CNN +F 3 "" V 4000 3650 30 0000 C CNN + 1 3950 3600 + 0 1 1 0 +$EndComp +Wire Wire Line + 4000 2175 12250 2175 +Wire Wire Line + 5225 4350 5225 4250 +Wire Wire Line + 5225 3950 5225 3875 +Wire Wire Line + 5225 2900 5225 3200 +Wire Wire Line + 5225 4650 5225 4825 +Wire Wire Line + 4625 4825 8300 4825 +Wire Wire Line + 4325 4825 4000 4825 +Wire Wire Line + 4000 4350 4000 5225 +Wire Wire Line + 4000 5225 4350 5225 +Connection ~ 4000 4825 +Wire Wire Line + 5125 2550 5125 2400 +Wire Wire Line + 5125 2400 5225 2400 +Wire Wire Line + 5225 2175 5225 2500 +Connection ~ 5225 2400 +Wire Wire Line + 6825 2375 6825 2550 +Wire Wire Line + 6825 2375 6725 2375 +Wire Wire Line + 6725 2175 6725 2500 +Connection ~ 6725 2375 +Wire Wire Line + 6825 3200 6825 3050 +Wire Wire Line + 6825 3050 6725 3050 +Wire Wire Line + 6725 2900 6725 3150 +Connection ~ 6725 3050 +Wire Wire Line + 5525 2700 6425 2700 +Wire Wire Line + 9100 2475 9100 2325 +Wire Wire Line + 9100 2325 9000 2325 +Wire Wire Line + 9000 2175 9000 2425 +Connection ~ 9000 2325 +Wire Wire Line + 9100 3250 9100 3100 +Wire Wire Line + 9100 3100 9000 3100 +Wire Wire Line + 9000 2825 9000 3200 +Connection ~ 9000 3100 +Wire Wire Line + 8300 4825 8300 3400 +Wire Wire Line + 8300 3400 8700 3400 +Connection ~ 5225 4825 +Wire Wire Line + 6425 3350 6050 3350 +Wire Wire Line + 6050 3350 6050 4825 +Connection ~ 6050 4825 +Wire Wire Line + 8700 2625 7975 2625 +Wire Wire Line + 7975 2625 7975 3000 +Wire Wire Line + 7975 3000 5225 3000 +Connection ~ 5225 3000 +Wire Wire Line + 4650 5225 4925 5225 +Wire Wire Line + 4925 5225 4925 8075 +Wire Wire Line + 5950 5600 5950 5900 +Wire Wire Line + 3150 6050 5550 6050 +Wire Wire Line + 5150 5375 5150 6050 +Connection ~ 5150 6050 +Wire Wire Line + 6675 5750 6675 5900 +Wire Wire Line + 6675 5750 6775 5750 +Connection ~ 6775 5750 +Wire Wire Line + 8125 5375 8125 6475 +Wire Wire Line + 8125 6050 7075 6050 +Connection ~ 8125 6050 +Wire Wire Line + 5850 6900 5850 7000 +Wire Wire Line + 6775 6900 6775 7000 +Wire Wire Line + 5850 7400 5850 7625 +Wire Wire Line + 6775 7400 6775 7625 +Wire Wire Line + 6150 7200 6475 7200 +Wire Wire Line + 5850 6250 5850 6600 +Wire Wire Line + 6775 6600 6775 6250 +Wire Wire Line + 4925 8075 9700 8075 +Wire Wire Line + 5850 7925 5850 8075 +Connection ~ 5850 8075 +Wire Wire Line + 6775 7925 6775 8075 +Connection ~ 6775 8075 +Wire Wire Line + 5850 7525 5425 7525 +Wire Wire Line + 5425 7525 5425 8450 +Connection ~ 5850 7525 +Wire Wire Line + 6775 7525 7225 7525 +Connection ~ 6775 7525 +Wire Wire Line + 6775 6950 8700 6950 +Connection ~ 6775 6950 +Wire Wire Line + 9000 8075 9000 7150 +Wire Wire Line + 9000 3600 9000 6750 +Wire Wire Line + 9700 8075 9700 7250 +Wire Wire Line + 9700 7250 10750 7250 +Connection ~ 9000 8075 +Wire Wire Line + 10575 5950 10575 6225 +Connection ~ 10575 6075 +Wire Wire Line + 10575 6625 10575 7250 +Wire Wire Line + 10675 6575 10675 6825 +Wire Wire Line + 10675 6825 10575 6825 +Connection ~ 10575 6825 +Wire Wire Line + 9950 6425 10275 6425 +Wire Wire Line + 9950 5750 9950 6425 +Wire Wire Line + 9950 5750 10275 5750 +Wire Wire Line + 9000 6075 9950 6075 +Connection ~ 9000 6075 +Connection ~ 9950 6075 +Wire Wire Line + 9475 6075 9475 8750 +Connection ~ 9475 6075 +Connection ~ 9000 2175 +Connection ~ 6725 2175 +Connection ~ 5225 2175 +Wire Wire Line + 10575 2175 10575 5550 +Wire Wire Line + 10675 5600 10675 5325 +Wire Wire Line + 10675 5325 10575 5325 +Connection ~ 10575 5325 +Connection ~ 10575 7250 +Connection ~ 10575 2175 +Wire Wire Line + 5300 5375 5150 5375 +Wire Wire Line + 5850 6550 6325 6550 +Wire Wire Line + 6325 6550 6325 7200 +Connection ~ 6325 7200 +Connection ~ 5850 6550 +Wire Wire Line + 5950 2700 5950 3000 +Connection ~ 5950 3000 +Connection ~ 5950 2700 +Wire Wire Line + 5850 5850 5850 5750 +Connection ~ 5950 5750 +Wire Wire Line + 5800 5375 5800 5325 +Wire Wire Line + 4000 3850 4000 3800 +Wire Wire Line + 4000 2175 4000 3500 +$Comp +L eSim_Diode D1 +U 1 1 680CA8A2 +P 5225 3350 +F 0 "D1" H 5225 3450 50 0000 C CNN +F 1 "eSim_Diode" H 5225 3250 50 0000 C CNN +F 2 "" H 5225 3350 60 0000 C CNN +F 3 "" H 5225 3350 60 0000 C CNN + 1 5225 3350 + 0 1 1 0 +$EndComp +Wire Wire Line + 5225 3575 5225 3500 +$Comp +L zener U5 +U 1 1 680CA8A3 +P 7825 5375 +F 0 "U5" H 7775 5275 60 0000 C CNN +F 1 "zener" H 7825 5475 60 0000 C CNN +F 2 "" H 7875 5375 60 0000 C CNN +F 3 "" H 7875 5375 60 0000 C CNN + 1 7825 5375 + 1 0 0 -1 +$EndComp +$Comp +L resistor R9 +U 1 1 680CA8A4 +P 8350 6300 +F 0 "R9" H 8400 6430 50 0000 C CNN +F 1 "2k" H 8400 6250 50 0000 C CNN +F 2 "" H 8400 6280 30 0000 C CNN +F 3 "" V 8400 6350 30 0000 C CNN + 1 8350 6300 + 0 1 1 0 +$EndComp +$Comp +L capacitor_polarised C1 +U 1 1 680CA8A5 +P 8400 6750 +F 0 "C1" H 8425 6850 50 0000 L CNN +F 1 "30p" H 8425 6650 50 0000 L CNN +F 2 "" H 8400 6750 50 0001 C CNN +F 3 "" H 8400 6750 50 0001 C CNN + 1 8400 6750 + 1 0 0 -1 +$EndComp +Wire Wire Line + 8400 6950 8400 6900 +Connection ~ 8400 6950 +Wire Wire Line + 8400 6600 8400 6500 +Wire Wire Line + 8400 5925 8400 6200 +Wire Wire Line + 8400 5925 9000 5925 +Connection ~ 9000 5925 +Wire Wire Line + 5850 5750 5950 5750 +Wire Wire Line + 5950 5600 6775 5600 +Wire Wire Line + 6775 5600 6775 5850 +Wire Wire Line + 6725 3550 6725 5600 +Connection ~ 6725 5600 +Wire Wire Line + 6425 5550 6425 5600 +Connection ~ 6425 5600 +Wire Wire Line + 5800 5025 7625 5025 +Wire Wire Line + 6425 5025 6425 5050 +Wire Wire Line + 7625 5025 7625 5375 +Connection ~ 6425 5025 +Wire Wire Line + 10575 6075 11325 6075 +Wire Wire Line + 8125 6475 3150 6475 +Wire Wire Line + 7225 7525 7225 8450 +$Comp +L PORT U1 +U 4 1 680CC45E +P 7225 8700 +F 0 "U1" H 7275 8800 30 0000 C CNN +F 1 "PORT" H 7225 8700 30 0000 C CNN +F 2 "" H 7225 8700 60 0000 C CNN +F 3 "" H 7225 8700 60 0000 C CNN + 4 7225 8700 + 0 -1 -1 0 +$EndComp +$Comp +L PORT U1 +U 3 1 680CC557 +P 5425 8700 +F 0 "U1" H 5475 8800 30 0000 C CNN +F 1 "PORT" H 5425 8700 30 0000 C CNN +F 2 "" H 5425 8700 60 0000 C CNN +F 3 "" H 5425 8700 60 0000 C CNN + 3 5425 8700 + 0 -1 -1 0 +$EndComp +$Comp +L PORT U1 +U 2 1 680CC740 +P 2900 6475 +F 0 "U1" H 2950 6575 30 0000 C CNN +F 1 "PORT" H 2900 6475 30 0000 C CNN +F 2 "" H 2900 6475 60 0000 C CNN +F 3 "" H 2900 6475 60 0000 C CNN + 2 2900 6475 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 1 1 680CC79D +P 2900 6050 +F 0 "U1" H 2950 6150 30 0000 C CNN +F 1 "PORT" H 2900 6050 30 0000 C CNN +F 2 "" H 2900 6050 60 0000 C CNN +F 3 "" H 2900 6050 60 0000 C CNN + 1 2900 6050 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 5 1 680CC952 +P 9475 9000 +F 0 "U1" H 9525 9100 30 0000 C CNN +F 1 "PORT" H 9475 9000 30 0000 C CNN +F 2 "" H 9475 9000 60 0000 C CNN +F 3 "" H 9475 9000 60 0000 C CNN + 5 9475 9000 + 0 -1 -1 0 +$EndComp +$Comp +L PORT U1 +U 6 1 680CCB00 +P 11000 7250 +F 0 "U1" H 11050 7350 30 0000 C CNN +F 1 "PORT" H 11000 7250 30 0000 C CNN +F 2 "" H 11000 7250 60 0000 C CNN +F 3 "" H 11000 7250 60 0000 C CNN + 6 11000 7250 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 7 1 680CCC35 +P 11575 6075 +F 0 "U1" H 11625 6175 30 0000 C CNN +F 1 "PORT" H 11575 6075 30 0000 C CNN +F 2 "" H 11575 6075 60 0000 C CNN +F 3 "" H 11575 6075 60 0000 C CNN + 7 11575 6075 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 8 1 680CCE3F +P 12500 2175 +F 0 "U1" H 12550 2275 30 0000 C CNN +F 1 "PORT" H 12500 2175 30 0000 C CNN +F 2 "" H 12500 2175 60 0000 C CNN +F 3 "" H 12500 2175 60 0000 C CNN + 8 12500 2175 + -1 0 0 1 +$EndComp +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/CA3160A/CA3160A.sub b/library/SubcircuitLibrary/CA3160A/CA3160A.sub new file mode 100644 index 00000000..023f73a7 --- /dev/null +++ b/library/SubcircuitLibrary/CA3160A/CA3160A.sub @@ -0,0 +1,52 @@ +* Subcircuit CA3160A +.subckt CA3160A net-_m2-pad2_ net-_m5-pad2_ net-_q1-pad3_ net-_q2-pad3_ net-_m7-pad1_ net-_m8-pad3_ net-_m8-pad1_ net-_m1-pad3_ +* c:\fossee\esim\library\subcircuitlibrary\ca3160a\ca3160a.cir +.include NPN.lib +.include PMOS-5um.lib +.include NMOS-5um.lib +.include schottky.lib +d2 net-_d1-pad2_ net-_d2-pad2_ 1N5819 +d3 net-_d2-pad2_ net-_d3-pad2_ 1N5819 +d4 net-_d3-pad2_ net-_d4-pad2_ 1N5819 +r2 net-_r2-pad1_ net-_d4-pad2_ 40k +* u2 net-_r2-pad1_ net-_r1-pad2_ zener +r3 net-_r2-pad1_ net-_m8-pad3_ 5k +m1 net-_d1-pad1_ net-_d1-pad1_ net-_m1-pad3_ net-_m1-pad3_ mos_p W=100u L=100u M=1 +m3 net-_m3-pad1_ net-_d1-pad1_ net-_m1-pad3_ net-_m1-pad3_ mos_p W=100u L=100u M=1 +m4 net-_m2-pad3_ net-_d4-pad2_ net-_m3-pad1_ net-_m3-pad1_ mos_p W=100u L=100u M=1 +m6 net-_m6-pad1_ net-_d1-pad1_ net-_m1-pad3_ net-_m1-pad3_ mos_p W=100u L=100u M=1 +m7 net-_m7-pad1_ net-_d4-pad2_ net-_m6-pad1_ net-_m6-pad1_ mos_p W=100u L=100u M=1 +m2 net-_m2-pad1_ net-_m2-pad2_ net-_m2-pad3_ net-_m2-pad3_ mos_p W=100u L=100u M=1 +m5 net-_m5-pad1_ net-_m5-pad2_ net-_m2-pad3_ net-_m2-pad3_ mos_p W=100u L=100u M=1 +r5 net-_m2-pad1_ net-_q1-pad1_ 1k +r7 net-_m5-pad1_ net-_c1-pad2_ 1k +q1 net-_q1-pad1_ net-_m2-pad1_ net-_q1-pad3_ Q2N2222 +q2 net-_c1-pad2_ net-_m2-pad1_ net-_q2-pad3_ Q2N2222 +r6 net-_q1-pad3_ net-_m8-pad3_ 1k +r8 net-_q2-pad3_ net-_m8-pad3_ 1k +q3 net-_m7-pad1_ net-_c1-pad2_ net-_m8-pad3_ Q2N2222 +m8 net-_m8-pad1_ net-_m7-pad1_ net-_m8-pad3_ net-_m8-pad3_ mos_n W=100u L=100u M=1 +m9 net-_m8-pad1_ net-_m7-pad1_ net-_m1-pad3_ net-_m1-pad3_ mos_p W=100u L=100u M=1 +* u3 net-_r4-pad2_ net-_m2-pad2_ zener +* u4 net-_r4-pad1_ net-_m2-pad3_ zener +r4 net-_r4-pad1_ net-_r4-pad2_ 10 +r1 net-_m1-pad3_ net-_r1-pad2_ 10 +d1 net-_d1-pad1_ net-_d1-pad2_ 1N5819 +* u5 net-_r4-pad1_ net-_m5-pad2_ zener +r9 net-_m7-pad1_ net-_c1-pad1_ 2k +c1 net-_c1-pad1_ net-_c1-pad2_ 30p +a1 net-_r2-pad1_ net-_r1-pad2_ u2 +a2 net-_r4-pad2_ net-_m2-pad2_ u3 +a3 net-_r4-pad1_ net-_m2-pad3_ u4 +a4 net-_r4-pad1_ net-_m5-pad2_ u5 +* Schematic Name: zener, NgSpice Name: zener +.model u2 zener(v_breakdown=8.3 i_breakdown=20.0e-3 i_sat=1.0e-12 n_forward=1.0 limit_switch=FALSE ) +* Schematic Name: zener, NgSpice Name: zener +.model u3 zener(v_breakdown=5.6 i_breakdown=20.0e-3 i_sat=1.0e-12 n_forward=1.0 limit_switch=FALSE ) +* Schematic Name: zener, NgSpice Name: zener +.model u4 zener(v_breakdown=5.6 i_breakdown=20.0e-3 i_sat=1.0e-12 n_forward=1.0 limit_switch=FALSE ) +* Schematic Name: zener, NgSpice Name: zener +.model u5 zener(v_breakdown=5.6 i_breakdown=20.0e-3 i_sat=1.0e-12 n_forward=1.0 limit_switch=FALSE ) +* Control Statements + +.ends CA3160A
\ No newline at end of file diff --git a/library/SubcircuitLibrary/CA3160A/CA3160A_Previous_Values.xml b/library/SubcircuitLibrary/CA3160A/CA3160A_Previous_Values.xml new file mode 100644 index 00000000..708d33a1 --- /dev/null +++ b/library/SubcircuitLibrary/CA3160A/CA3160A_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model><u2 name="type">zener<field1 name="Enter Breakdown Voltage (default=5.6)">8.3</field1><field2 name="Enter Breakdown Current (default=2.0e-2)">20.0e-3</field2><field3 name="Enter Saturation Current (default=1.0e-12)">1.0e-12</field3><field4 name="Enter Forward Emission Coefficient (default=1.0)" /><field5 name="Enter Switch for Limiting (default=FALSE)" /></u2><u3 name="type">zener<field6 name="Enter Breakdown Voltage (default=5.6)">5.6</field6><field7 name="Enter Breakdown Current (default=2.0e-2)">20.0e-3</field7><field8 name="Enter Saturation Current (default=1.0e-12)">1.0e-12</field8><field9 name="Enter Forward Emission Coefficient (default=1.0)" /><field10 name="Enter Switch for Limiting (default=FALSE)" /></u3><u4 name="type">zener<field11 name="Enter Breakdown Voltage (default=5.6)">5.6</field11><field12 name="Enter Breakdown Current (default=2.0e-2)">20.0e-3</field12><field13 name="Enter Saturation Current (default=1.0e-12)">1.0e-12</field13><field14 name="Enter Forward Emission Coefficient (default=1.0)" /><field15 name="Enter Switch for Limiting (default=FALSE)" /></u4><u5 name="type">zener<field16 name="Enter Breakdown Voltage (default=5.6)">5.6</field16><field17 name="Enter Breakdown Current (default=2.0e-2)">20.0e-3</field17><field18 name="Enter Saturation Current (default=1.0e-12)">1.0e-12</field18><field19 name="Enter Forward Emission Coefficient (default=1.0)" /><field20 name="Enter Switch for Limiting (default=FALSE)" /></u5></model><devicemodel><d2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\schottky.lib</field></d2><d3><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\schottky.lib</field></d3><d4><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\schottky.lib</field></d4><m1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-5um.lib</field><field /><field /><field /></m1><m3><field>C:\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-5um.lib</field><field /><field /><field /></m3><m4><field>C:\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-5um.lib</field><field /><field /><field /></m4><m6><field>C:\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-5um.lib</field><field /><field /><field /></m6><m7><field>C:\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-5um.lib</field><field /><field /><field /></m7><m2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-5um.lib</field><field /><field /><field /></m2><m5><field>C:\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-5um.lib</field><field /><field /><field /></m5><q1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q1><q2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q2><q3><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q3><m8><field>C:\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-5um.lib</field><field /><field /><field /></m8><m9><field>C:\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-5um.lib</field><field /><field /><field /></m9><d1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\schottky.lib</field></d1></devicemodel><subcircuit /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/CA3160A/NMOS-5um.lib b/library/SubcircuitLibrary/CA3160A/NMOS-5um.lib new file mode 100644 index 00000000..a237e1fe --- /dev/null +++ b/library/SubcircuitLibrary/CA3160A/NMOS-5um.lib @@ -0,0 +1,5 @@ +* 5um technology + +.model mos_n NMOS( Cgso=0.4n Tox=85n Vto=1 phi=0.7 ++ Level=1 ++ Mj=.5 UO=750 Cgdo=0.4n Gamma=1.4 LAMBDA=0.01 LD=0.7u JS=1u CJ=0.4m CJSW=0.8n MJSW=0.5 PB=0.7 CGBO=0.2n ) diff --git a/library/SubcircuitLibrary/CA3160A/NPN.lib b/library/SubcircuitLibrary/CA3160A/NPN.lib new file mode 100644 index 00000000..be5f3073 --- /dev/null +++ b/library/SubcircuitLibrary/CA3160A/NPN.lib @@ -0,0 +1,4 @@ +.model Q2N2222 NPN( Is=14.34f Xti=3 Eg=1.11 Vaf=74.03 Bf=400 Ne=1.307 ++ Ise=14.34f Ikf=0.2847 Xtb=1.5 Br=6.092 Nc=2 Isc=0 Ikr=0 Rc=1 Cjc=7.306p ++ Mjc=0.3416 Vjc=0.75 Fc=0.5 Cje=22.01p Mje=0.377 Vje=0.75 Tr=46.91n Tf=411.1p ++ Itf=0.6 Vtf=1.7 Xtf=3 Rb=10) diff --git a/library/SubcircuitLibrary/CA3160A/PMOS-5um.lib b/library/SubcircuitLibrary/CA3160A/PMOS-5um.lib new file mode 100644 index 00000000..9c3ed976 --- /dev/null +++ b/library/SubcircuitLibrary/CA3160A/PMOS-5um.lib @@ -0,0 +1,5 @@ +*5um technology + +.model mos_p PMOS( Cgso=0.4n Tox=85n Vto=-1 phi=0.65 ++ Level=1 ++ Mj=.5 UO=250 Cgdo=0.4n Gamma=0.65 LAMBDA=0.03 LD=0.6u JS=1u CJ=0.18m CJSW=0.6n MJSW=0.5 PB=0.7 CGBO=0.2n ) diff --git a/library/SubcircuitLibrary/CA3160A/analysis b/library/SubcircuitLibrary/CA3160A/analysis new file mode 100644 index 00000000..ebd5c0a9 --- /dev/null +++ b/library/SubcircuitLibrary/CA3160A/analysis @@ -0,0 +1 @@ +.tran 0e-00 0e-00 0e-00
\ No newline at end of file diff --git a/library/SubcircuitLibrary/CA3160A/schottky.lib b/library/SubcircuitLibrary/CA3160A/schottky.lib new file mode 100644 index 00000000..9579f735 --- /dev/null +++ b/library/SubcircuitLibrary/CA3160A/schottky.lib @@ -0,0 +1 @@ +.model 1N5819 D(IS=390n RS=0.115 BV=40.0 IBV=1.00m CJO=203p M=0.333 N=1.70 TT=4.32u) diff --git a/library/SubcircuitLibrary/CD4066B/CD4066B-cache.lib b/library/SubcircuitLibrary/CD4066B/CD4066B-cache.lib new file mode 100644 index 00000000..ae0c7685 --- /dev/null +++ b/library/SubcircuitLibrary/CD4066B/CD4066B-cache.lib @@ -0,0 +1,168 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 P +X ~ 2 250 0 100 L 30 30 2 1 P +X ~ 3 250 0 100 L 30 30 3 1 P +X ~ 4 250 0 100 L 30 30 4 1 P +X ~ 5 250 0 100 L 30 30 5 1 P +X ~ 6 250 0 100 L 30 30 6 1 P +X ~ 7 250 0 100 L 30 30 7 1 P +X ~ 8 250 0 100 L 30 30 8 1 P +X ~ 9 250 0 100 L 30 30 9 1 P +X ~ 10 250 0 100 L 30 30 10 1 P +X ~ 11 250 0 100 L 30 30 11 1 P +X ~ 12 250 0 100 L 30 30 12 1 P +X ~ 13 250 0 100 L 30 30 13 1 P +X ~ 14 250 0 100 L 30 30 14 1 P +X ~ 15 250 0 100 L 30 30 15 1 P +X ~ 16 250 0 100 L 30 30 16 1 P +X ~ 17 250 0 100 L 30 30 17 1 P +X ~ 18 250 0 100 L 30 30 18 1 P +X ~ 19 250 0 100 L 30 30 19 1 P +X ~ 20 250 0 100 L 30 30 20 1 P +X ~ 21 250 0 100 L 30 30 21 1 P +X ~ 22 250 0 100 L 30 30 22 1 P +X ~ 23 250 0 100 L 30 30 23 1 P +X ~ 24 250 0 100 L 30 30 24 1 P +X ~ 25 250 0 100 L 30 30 25 1 P +X ~ 26 250 0 100 L 30 30 26 1 P +ENDDRAW +ENDDEF +# +# PWR_FLAG +# +DEF PWR_FLAG #FLG 0 0 N N 1 F P +F0 "#FLG" 0 75 50 H I C CNN +F1 "PWR_FLAG" 0 150 50 H V C CNN +F2 "" 0 0 50 H I C CNN +F3 "" 0 0 50 H I C CNN +DRAW +X pwr 1 0 0 0 U 50 50 0 0 w +P 6 0 1 0 0 0 0 50 -40 75 0 100 40 75 0 50 N +ENDDRAW +ENDDEF +# +# adc_bridge_1 +# +DEF adc_bridge_1 U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "adc_bridge_1" 0 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -400 200 350 -50 0 1 0 N +X IN1 1 -600 50 200 R 50 50 1 1 I +X OUT1 2 550 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_inverter +# +DEF d_inverter U 0 40 Y Y 1 F N +F0 "U" 0 -100 60 H V C CNN +F1 "d_inverter" 0 150 60 H V C CNN +F2 "" 50 -50 60 H V C CNN +F3 "" 50 -50 60 H V C CNN +DRAW +P 4 0 1 0 -100 50 -100 -50 100 0 -100 50 N +X ~ 1 -300 0 200 R 50 50 1 1 I +X ~ 2 300 0 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# dac_bridge_1 +# +DEF dac_bridge_1 U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "dac_bridge_1" 0 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -400 200 350 -50 0 1 0 N +X IN1 1 -600 50 200 R 50 50 1 1 I +X OUT1 2 550 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# eSim_GND +# +DEF eSim_GND #PWR 0 0 Y Y 1 F P +F0 "#PWR" 0 -250 50 H I C CNN +F1 "eSim_GND" 0 -150 50 H V C CNN +F2 "" 0 0 50 H I C CNN +F3 "" 0 0 50 H I C CNN +DRAW +P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N +X GND 1 0 0 0 D 50 50 1 1 W N +ENDDRAW +ENDDEF +# +# eSim_MOS_N +# +DEF eSim_MOS_N M 0 0 Y N 1 F N +F0 "M" 0 -150 50 H V R CNN +F1 "eSim_MOS_N" 100 -50 50 H V R CNN +F2 "" 300 -300 29 H V C CNN +F3 "" 100 -200 60 H V C CNN +ALIAS mosfet_n +DRAW +C 150 -200 111 0 1 10 N +P 2 0 1 10 130 -290 130 -250 N +P 2 0 1 0 130 -270 200 -270 N +P 2 0 1 10 130 -220 130 -180 N +P 2 0 1 0 130 -200 200 -200 N +P 2 0 1 10 130 -150 130 -110 N +P 2 0 1 0 130 -130 200 -130 N +P 2 0 1 0 200 -300 200 -270 N +P 2 0 1 0 200 -130 200 -100 N +P 3 0 1 10 110 -275 110 -125 110 -125 N +P 3 0 1 0 200 -200 300 -200 300 -250 N +P 4 0 1 0 140 -200 180 -215 180 -185 140 -200 F +X D 1 200 0 100 D 50 50 1 1 P +X G 2 -100 -200 210 R 50 50 1 1 P +X S 3 200 -400 100 U 50 50 1 1 P +X B 4 300 -350 98 U 47 47 1 1 P +ENDDRAW +ENDDEF +# +# eSim_MOS_P +# +DEF eSim_MOS_P M 0 0 Y N 1 F N +F0 "M" -50 50 50 H V R CNN +F1 "eSim_MOS_P" 50 150 50 H V R CNN +F2 "" 250 100 29 H V C CNN +F3 "" 50 0 60 H V C CNN +ALIAS mosfet_p +DRAW +C 100 0 111 0 1 10 N +P 2 0 1 0 80 -70 150 -70 N +P 2 0 1 10 80 -50 80 -90 N +P 2 0 1 0 80 0 150 0 N +P 2 0 1 10 80 20 80 -20 N +P 2 0 1 0 80 70 150 70 N +P 2 0 1 10 80 90 80 50 N +P 2 0 1 0 150 -70 150 -100 N +P 2 0 1 0 150 100 150 70 N +P 3 0 1 10 60 75 60 -75 60 -75 N +P 3 0 1 0 150 0 250 0 250 -50 N +P 4 0 1 0 140 0 100 -15 100 15 140 0 F +X D 1 150 200 100 D 50 50 1 1 P +X G 2 -150 0 210 R 50 50 1 1 P +X S 3 150 -200 100 U 50 50 1 1 P +X B 4 250 -150 100 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/CD4066B/CD4066B.cir b/library/SubcircuitLibrary/CD4066B/CD4066B.cir new file mode 100644 index 00000000..9e2c34d0 --- /dev/null +++ b/library/SubcircuitLibrary/CD4066B/CD4066B.cir @@ -0,0 +1,22 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\CD4066B\CD4066B.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 05/09/25 14:21:31 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U3 Net-_U2-Pad2_ Net-_U3-Pad2_ d_inverter +U4 Net-_U3-Pad2_ Net-_U4-Pad2_ d_inverter +U7 Net-_U4-Pad2_ Net-_U6-Pad1_ d_inverter +M1 Net-_M1-Pad1_ Net-_M1-Pad2_ Net-_M1-Pad3_ ? eSim_MOS_P +M3 Net-_M1-Pad1_ Net-_M3-Pad2_ Net-_M1-Pad3_ ? eSim_MOS_N +M2 Net-_M1-Pad3_ Net-_M1-Pad2_ Net-_M2-Pad3_ Net-_M2-Pad3_ eSim_MOS_N +M4 Net-_M4-Pad1_ Net-_M1-Pad2_ Net-_M1-Pad1_ ? eSim_MOS_P +M5 Net-_M4-Pad1_ Net-_M3-Pad2_ Net-_M1-Pad1_ Net-_M1-Pad3_ eSim_MOS_N +U2 Net-_U1-Pad1_ Net-_U2-Pad2_ adc_bridge_1 +U6 Net-_U6-Pad1_ Net-_M1-Pad2_ dac_bridge_1 +U5 Net-_U4-Pad2_ Net-_M3-Pad2_ dac_bridge_1 +U1 Net-_U1-Pad1_ Net-_M1-Pad1_ Net-_M2-Pad3_ Net-_M4-Pad1_ GND PORT + +.end diff --git a/library/SubcircuitLibrary/CD4066B/CD4066B.cir.out b/library/SubcircuitLibrary/CD4066B/CD4066B.cir.out new file mode 100644 index 00000000..c304a2c8 --- /dev/null +++ b/library/SubcircuitLibrary/CD4066B/CD4066B.cir.out @@ -0,0 +1,43 @@ +* c:\fossee\esim\library\subcircuitlibrary\cd4066b\cd4066b.cir + +.include NMOS-0.5um.lib +.include PMOS-0.5um.lib +* u3 net-_u2-pad2_ net-_u3-pad2_ d_inverter +* u4 net-_u3-pad2_ net-_u4-pad2_ d_inverter +* u7 net-_u4-pad2_ net-_u6-pad1_ d_inverter +m1 net-_m1-pad1_ net-_m1-pad2_ net-_m1-pad3_ ? mos_p W=100u L=5u M=1 +m3 net-_m1-pad1_ net-_m3-pad2_ net-_m1-pad3_ ? mos_n W=100u L=5u M=1 +m2 net-_m1-pad3_ net-_m1-pad2_ net-_m2-pad3_ net-_m2-pad3_ mos_n W=100u L=5u M=1 +m4 net-_m4-pad1_ net-_m1-pad2_ net-_m1-pad1_ ? mos_p W=100u L=5u M=1 +m5 net-_m4-pad1_ net-_m3-pad2_ net-_m1-pad1_ net-_m1-pad3_ mos_n W=100u L=5u M=1 +* u2 net-_u1-pad1_ net-_u2-pad2_ adc_bridge_1 +* u6 net-_u6-pad1_ net-_m1-pad2_ dac_bridge_1 +* u5 net-_u4-pad2_ net-_m3-pad2_ dac_bridge_1 +* u1 net-_u1-pad1_ net-_m1-pad1_ net-_m2-pad3_ net-_m4-pad1_ gnd port +a1 net-_u2-pad2_ net-_u3-pad2_ u3 +a2 net-_u3-pad2_ net-_u4-pad2_ u4 +a3 net-_u4-pad2_ net-_u6-pad1_ u7 +a4 [net-_u1-pad1_ ] [net-_u2-pad2_ ] u2 +a5 [net-_u6-pad1_ ] [net-_m1-pad2_ ] u6 +a6 [net-_u4-pad2_ ] [net-_m3-pad2_ ] u5 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: adc_bridge_1, NgSpice Name: adc_bridge +.model u2 adc_bridge(in_low=0 in_high=5 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: dac_bridge_1, NgSpice Name: dac_bridge +.model u6 dac_bridge(out_low= 0 out_high= 5 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) +* Schematic Name: dac_bridge_1, NgSpice Name: dac_bridge +.model u5 dac_bridge(out_low= 0 out_high= 5 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/CD4066B/CD4066B.pro b/library/SubcircuitLibrary/CD4066B/CD4066B.pro new file mode 100644 index 00000000..e27a398b --- /dev/null +++ b/library/SubcircuitLibrary/CD4066B/CD4066B.pro @@ -0,0 +1,73 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts diff --git a/library/SubcircuitLibrary/CD4066B/CD4066B.sch b/library/SubcircuitLibrary/CD4066B/CD4066B.sch new file mode 100644 index 00000000..d91e6739 --- /dev/null +++ b/library/SubcircuitLibrary/CD4066B/CD4066B.sch @@ -0,0 +1,367 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:CD4066B-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L d_inverter U3 +U 1 1 681D78A2 +P 3600 4450 +F 0 "U3" H 3600 4350 60 0000 C CNN +F 1 "d_inverter" H 3600 4600 60 0000 C CNN +F 2 "" H 3650 4400 60 0000 C CNN +F 3 "" H 3650 4400 60 0000 C CNN + 1 3600 4450 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U4 +U 1 1 681D78A3 +P 4400 4450 +F 0 "U4" H 4400 4350 60 0000 C CNN +F 1 "d_inverter" H 4400 4600 60 0000 C CNN +F 2 "" H 4450 4400 60 0000 C CNN +F 3 "" H 4450 4400 60 0000 C CNN + 1 4400 4450 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U7 +U 1 1 681D78A4 +P 5325 4450 +F 0 "U7" H 5325 4350 60 0000 C CNN +F 1 "d_inverter" H 5325 4600 60 0000 C CNN +F 2 "" H 5375 4400 60 0000 C CNN +F 3 "" H 5375 4400 60 0000 C CNN + 1 5325 4450 + 1 0 0 -1 +$EndComp +Wire Wire Line + 3900 4450 4100 4450 +Wire Wire Line + 4700 4450 5025 4450 +$Comp +L eSim_MOS_P M1 +U 1 1 681D78A5 +P 6200 3800 +F 0 "M1" H 6150 3850 50 0000 R CNN +F 1 "eSim_MOS_P" H 6250 3950 50 0000 R CNN +F 2 "" H 6450 3900 29 0000 C CNN +F 3 "" H 6250 3800 60 0000 C CNN + 1 6200 3800 + 1 0 0 -1 +$EndComp +$Comp +L eSim_MOS_N M3 +U 1 1 681D78A6 +P 7375 3600 +F 0 "M3" H 7375 3450 50 0000 R CNN +F 1 "eSim_MOS_N" H 7475 3550 50 0000 R CNN +F 2 "" H 7675 3300 29 0000 C CNN +F 3 "" H 7475 3400 60 0000 C CNN + 1 7375 3600 + -1 0 0 -1 +$EndComp +Wire Wire Line + 6350 4000 6350 4150 +Wire Wire Line + 7175 4150 7175 4000 +Wire Wire Line + 6350 4150 7175 4150 +$Comp +L eSim_MOS_N M2 +U 1 1 681D78A7 +P 6525 4525 +F 0 "M2" H 6525 4375 50 0000 R CNN +F 1 "eSim_MOS_N" H 6625 4475 50 0000 R CNN +F 2 "" H 6825 4225 29 0000 C CNN +F 3 "" H 6625 4325 60 0000 C CNN + 1 6525 4525 + 1 0 0 -1 +$EndComp +Wire Wire Line + 6725 4925 6725 5200 +Wire Wire Line + 6725 4975 6825 4975 +Wire Wire Line + 6825 4975 6825 4875 +Connection ~ 6725 4975 +Wire Wire Line + 6725 4150 6725 4525 +Connection ~ 6725 4150 +Wire Wire Line + 5725 4725 6425 4725 +Wire Wire Line + 5725 2875 5725 4725 +Wire Wire Line + 6050 3800 5725 3800 +Connection ~ 5725 3800 +Wire Wire Line + 6350 3600 6350 3450 +Wire Wire Line + 6350 3450 7175 3450 +Wire Wire Line + 7175 3450 7175 3600 +$Comp +L eSim_MOS_P M4 +U 1 1 681D78A8 +P 8425 3475 +F 0 "M4" H 8375 3525 50 0000 R CNN +F 1 "eSim_MOS_P" H 8475 3625 50 0000 R CNN +F 2 "" H 8675 3575 29 0000 C CNN +F 3 "" H 8475 3475 60 0000 C CNN + 1 8425 3475 + 0 1 1 0 +$EndComp +$Comp +L eSim_MOS_N M5 +U 1 1 681D78A9 +P 8625 4325 +F 0 "M5" H 8625 4175 50 0000 R CNN +F 1 "eSim_MOS_N" H 8725 4275 50 0000 R CNN +F 2 "" H 8925 4025 29 0000 C CNN +F 3 "" H 8725 4125 60 0000 C CNN + 1 8625 4325 + 0 1 -1 0 +$EndComp +Wire Wire Line + 8100 3625 8225 3625 +Wire Wire Line + 8100 3625 8100 4125 +Wire Wire Line + 8100 4125 8225 4125 +Wire Wire Line + 7675 4025 8275 4025 +Wire Wire Line + 8175 3725 8275 3725 +Wire Wire Line + 8625 3625 8700 3625 +Wire Wire Line + 8700 3625 8700 4125 +Wire Wire Line + 8700 4125 8625 4125 +Wire Wire Line + 7675 4025 7675 4400 +Wire Wire Line + 7675 4400 6725 4400 +Connection ~ 6725 4400 +Wire Wire Line + 5725 2875 8425 2875 +Wire Wire Line + 8425 2875 8425 3325 +Wire Wire Line + 8425 5700 8425 4425 +Connection ~ 4850 4450 +Wire Wire Line + 4850 5700 8425 5700 +Wire Wire Line + 7475 3800 7475 5700 +Connection ~ 7475 5700 +Connection ~ 8700 3925 +Connection ~ 5725 4450 +Wire Wire Line + 6775 2350 6775 3450 +Connection ~ 6775 3450 +Wire Wire Line + 6775 3075 7850 3075 +Wire Wire Line + 7850 3075 7850 3850 +Wire Wire Line + 7850 3850 8100 3850 +Connection ~ 8100 3850 +Connection ~ 6775 3075 +Wire Wire Line + 3300 4450 3150 4450 +Wire Wire Line + 5675 3950 5675 4450 +Wire Wire Line + 5675 4450 5725 4450 +Wire Wire Line + 5375 3950 5675 3950 +Wire Wire Line + 3150 4450 3150 4475 +$Comp +L adc_bridge_1 U2 +U 1 1 681D78B2 +P 2600 4525 +F 0 "U2" H 2600 4525 60 0000 C CNN +F 1 "adc_bridge_1" H 2600 4675 60 0000 C CNN +F 2 "" H 2600 4525 60 0000 C CNN +F 3 "" H 2600 4525 60 0000 C CNN + 1 2600 4525 + 1 0 0 -1 +$EndComp +Wire Wire Line + 5375 3875 5375 3950 +Wire Wire Line + 5625 4450 5625 4100 +Wire Wire Line + 5625 4100 4225 4100 +Wire Wire Line + 4225 4100 4225 3875 +Wire Wire Line + 4850 4450 4850 4500 +Wire Wire Line + 4850 5700 4850 5650 +$Comp +L dac_bridge_1 U6 +U 1 1 681D78B5 +P 4825 3925 +F 0 "U6" H 4825 3925 60 0000 C CNN +F 1 "dac_bridge_1" H 4825 4075 60 0000 C CNN +F 2 "" H 4825 3925 60 0000 C CNN +F 3 "" H 4825 3925 60 0000 C CNN + 1 4825 3925 + 1 0 0 -1 +$EndComp +$Comp +L dac_bridge_1 U5 +U 1 1 681D78B6 +P 4800 5100 +F 0 "U5" H 4800 5100 60 0000 C CNN +F 1 "dac_bridge_1" H 4800 5250 60 0000 C CNN +F 2 "" H 4800 5100 60 0000 C CNN +F 3 "" H 4800 5100 60 0000 C CNN + 1 4800 5100 + 0 1 1 0 +$EndComp +Wire Wire Line + 8700 3925 9675 3925 +Wire Wire Line + 6775 2350 5900 2350 +Wire Wire Line + 2000 4475 1775 4475 +$Comp +L PORT U1 +U 2 1 681D7CCF +P 5650 2350 +F 0 "U1" H 5700 2450 30 0000 C CNN +F 1 "PORT" H 5650 2350 30 0000 C CNN +F 2 "" H 5650 2350 60 0000 C CNN +F 3 "" H 5650 2350 60 0000 C CNN + 2 5650 2350 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 681D7E66 +P 9925 3925 +F 0 "U1" H 9975 4025 30 0000 C CNN +F 1 "PORT" H 9925 3925 30 0000 C CNN +F 2 "" H 9925 3925 60 0000 C CNN +F 3 "" H 9925 3925 60 0000 C CNN + 4 9925 3925 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 1 1 681D7F45 +P 1525 4475 +F 0 "U1" H 1575 4575 30 0000 C CNN +F 1 "PORT" H 1525 4475 30 0000 C CNN +F 2 "" H 1525 4475 60 0000 C CNN +F 3 "" H 1525 4475 60 0000 C CNN + 1 1525 4475 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 681D808E +P 6725 5450 +F 0 "U1" H 6775 5550 30 0000 C CNN +F 1 "PORT" H 6725 5450 30 0000 C CNN +F 2 "" H 6725 5450 60 0000 C CNN +F 3 "" H 6725 5450 60 0000 C CNN + 3 6725 5450 + 0 -1 -1 0 +$EndComp +$Comp +L PORT U1 +U 5 1 681DC295 +P 8550 1900 +F 0 "U1" H 8600 2000 30 0000 C CNN +F 1 "PORT" H 8550 1900 30 0000 C CNN +F 2 "" H 8550 1900 60 0000 C CNN +F 3 "" H 8550 1900 60 0000 C CNN + 5 8550 1900 + 1 0 0 -1 +$EndComp +$Comp +L eSim_GND #PWR01 +U 1 1 681DC2F8 +P 9000 1900 +F 0 "#PWR01" H 9000 1650 50 0001 C CNN +F 1 "eSim_GND" H 9000 1750 50 0000 C CNN +F 2 "" H 9000 1900 50 0001 C CNN +F 3 "" H 9000 1900 50 0001 C CNN + 1 9000 1900 + 1 0 0 -1 +$EndComp +Wire Wire Line + 9000 1900 8800 1900 +$Comp +L PWR_FLAG #FLG02 +U 1 1 681DC50D +P 8875 1850 +F 0 "#FLG02" H 8875 1925 50 0001 C CNN +F 1 "PWR_FLAG" H 8875 2000 50 0000 C CNN +F 2 "" H 8875 1850 50 0001 C CNN +F 3 "" H 8875 1850 50 0001 C CNN + 1 8875 1850 + 1 0 0 -1 +$EndComp +Wire Wire Line + 8875 1850 8875 1900 +Connection ~ 8875 1900 +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/CD4066B/CD4066B.sub b/library/SubcircuitLibrary/CD4066B/CD4066B.sub new file mode 100644 index 00000000..cddaccc7 --- /dev/null +++ b/library/SubcircuitLibrary/CD4066B/CD4066B.sub @@ -0,0 +1,37 @@ +* Subcircuit CD4066B +.subckt CD4066B net-_u1-pad1_ net-_m1-pad1_ net-_m2-pad3_ net-_m4-pad1_ gnd +* c:\fossee\esim\library\subcircuitlibrary\cd4066b\cd4066b.cir +.include NMOS-0.5um.lib +.include PMOS-0.5um.lib +* u3 net-_u2-pad2_ net-_u3-pad2_ d_inverter +* u4 net-_u3-pad2_ net-_u4-pad2_ d_inverter +* u7 net-_u4-pad2_ net-_u6-pad1_ d_inverter +m1 net-_m1-pad1_ net-_m1-pad2_ net-_m1-pad3_ ? mos_p W=100u L=5u M=1 +m3 net-_m1-pad1_ net-_m3-pad2_ net-_m1-pad3_ ? mos_n W=100u L=5u M=1 +m2 net-_m1-pad3_ net-_m1-pad2_ net-_m2-pad3_ net-_m2-pad3_ mos_n W=100u L=5u M=1 +m4 net-_m4-pad1_ net-_m1-pad2_ net-_m1-pad1_ ? mos_p W=100u L=5u M=1 +m5 net-_m4-pad1_ net-_m3-pad2_ net-_m1-pad1_ net-_m1-pad3_ mos_n W=100u L=5u M=1 +* u2 net-_u1-pad1_ net-_u2-pad2_ adc_bridge_1 +* u6 net-_u6-pad1_ net-_m1-pad2_ dac_bridge_1 +* u5 net-_u4-pad2_ net-_m3-pad2_ dac_bridge_1 +a1 net-_u2-pad2_ net-_u3-pad2_ u3 +a2 net-_u3-pad2_ net-_u4-pad2_ u4 +a3 net-_u4-pad2_ net-_u6-pad1_ u7 +a4 [net-_u1-pad1_ ] [net-_u2-pad2_ ] u2 +a5 [net-_u6-pad1_ ] [net-_m1-pad2_ ] u6 +a6 [net-_u4-pad2_ ] [net-_m3-pad2_ ] u5 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: adc_bridge_1, NgSpice Name: adc_bridge +.model u2 adc_bridge(in_low=0 in_high=5 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: dac_bridge_1, NgSpice Name: dac_bridge +.model u6 dac_bridge(out_low= 0 out_high= 5 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) +* Schematic Name: dac_bridge_1, NgSpice Name: dac_bridge +.model u5 dac_bridge(out_low= 0 out_high= 5 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) +* Control Statements + +.ends CD4066B
\ No newline at end of file diff --git a/library/SubcircuitLibrary/CD4066B/CD4066B_Previous_Values.xml b/library/SubcircuitLibrary/CD4066B/CD4066B_Previous_Values.xml new file mode 100644 index 00000000..c471f4de --- /dev/null +++ b/library/SubcircuitLibrary/CD4066B/CD4066B_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model><u3 name="type">d_inverter<field1 name="Enter Rise Delay (default=1.0e-9)" /><field2 name="Enter Fall Delay (default=1.0e-9)" /><field3 name="Enter Input Load (default=1.0e-12)" /></u3><u4 name="type">d_inverter<field4 name="Enter Rise Delay (default=1.0e-9)" /><field5 name="Enter Fall Delay (default=1.0e-9)" /><field6 name="Enter Input Load (default=1.0e-12)" /></u4><u7 name="type">d_inverter<field7 name="Enter Rise Delay (default=1.0e-9)" /><field8 name="Enter Fall Delay (default=1.0e-9)" /><field9 name="Enter Input Load (default=1.0e-12)" /></u7><u2 name="type">adc_bridge<field10 name="Enter value for in_low (default=1.0)">0</field10><field11 name="Enter value for in_high (default=2.0)">5</field11><field12 name="Enter Rise Delay (default=1.0e-9)" /><field13 name="Enter Fall Delay (default=1.0e-9)" /></u2><u6 name="type">dac_bridge<field14 name="Enter value for out_low (default=0.0)"> 0</field14><field15 name="Enter value for out_high (default=5.0)"> 5</field15><field16 name="Enter value for out_undef (default=0.5)" /><field17 name="Enter value for input load (default=1.0e-12)" /><field18 name="Enter the Rise Time (default=1.0e-9)" /><field19 name="Enter the Fall Time (default=1.0e-9)" /></u6><u5 name="type">dac_bridge<field20 name="Enter value for out_low (default=0.0)"> 0</field20><field21 name="Enter value for out_high (default=5.0)"> 5</field21><field22 name="Enter value for out_undef (default=0.5)" /><field23 name="Enter value for input load (default=1.0e-12)" /><field24 name="Enter the Rise Time (default=1.0e-9)" /><field25 name="Enter the Fall Time (default=1.0e-9)" /></u5></model><devicemodel><m1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-0.5um.lib</field><field>100u</field><field>5u</field><field>1</field></m1><m3><field>C:\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-0.5um.lib</field><field>100u</field><field>5u</field><field>1</field></m3><m2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-0.5um.lib</field><field>100u</field><field>5u</field><field>1</field></m2><m4><field>C:\FOSSEE\eSim\library\deviceModelLibrary\MOS\PMOS-0.5um.lib</field><field>100u</field><field>5u</field><field>1</field></m4><m5><field>C:\FOSSEE\eSim\library\deviceModelLibrary\MOS\NMOS-0.5um.lib</field><field>100u</field><field>5u</field><field>1</field></m5></devicemodel><subcircuit /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/CD4066B/NMOS-0.5um.lib b/library/SubcircuitLibrary/CD4066B/NMOS-0.5um.lib new file mode 100644 index 00000000..2e6f4635 --- /dev/null +++ b/library/SubcircuitLibrary/CD4066B/NMOS-0.5um.lib @@ -0,0 +1,6 @@ +.model mos_n NMOS( TPG=1 TOX=9.5n CJ=550u ETA=0.02125 VMAX=1.8E05 ++ GAMMA=0.62 CGSO=0.3n LD=50n MJSW=0.35 PB=1.1 ++ CGBO=0.45n XJ=0.2U CGDO=0.3n KAPPA=0.1 LEVEL=3 ++ VTO=0.6 NFS=7.20E11 THETA=0.23 CJSW=0.3n PHI=0.7 ++ RSH=2.0 MJ=0.6 UO=420 KP=156u DELTA=0.88 ++ NSUB=1.40E17 )
\ No newline at end of file diff --git a/library/SubcircuitLibrary/CD4066B/PMOS-0.5um.lib b/library/SubcircuitLibrary/CD4066B/PMOS-0.5um.lib new file mode 100644 index 00000000..848e8b05 --- /dev/null +++ b/library/SubcircuitLibrary/CD4066B/PMOS-0.5um.lib @@ -0,0 +1,6 @@ +.model mos_p PMOS( TPG=-1 TOX=9.5n CJ=950u ETA=0.025 VMAX=0.3u ++ GAMMA=0.52 CGSO=0.35n LD=70n MJSW=0.25 PB=1 ++ CGBO=0.45n XJ=0.2U CGDO=0.35n KAPPA=8.0 LEVEL=3 ++ VTO=-0.6 NFS=6.50E11 THETA=0.2 CJSW=0.2n PHI=0.7 ++ RSH=2.5 MJ=0.5 UO=130 KP=48u DELTA=0.25 ++ NSUB=1.0E17 )
\ No newline at end of file diff --git a/library/SubcircuitLibrary/CD4066B/analysis b/library/SubcircuitLibrary/CD4066B/analysis new file mode 100644 index 00000000..ebd5c0a9 --- /dev/null +++ b/library/SubcircuitLibrary/CD4066B/analysis @@ -0,0 +1 @@ +.tran 0e-00 0e-00 0e-00
\ No newline at end of file diff --git a/library/SubcircuitLibrary/CY74FCT480T/74480-cache.lib b/library/SubcircuitLibrary/CY74FCT480T/74480-cache.lib new file mode 100644 index 00000000..58420ef7 --- /dev/null +++ b/library/SubcircuitLibrary/CY74FCT480T/74480-cache.lib @@ -0,0 +1,114 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 B +X ~ 2 250 0 100 L 30 30 2 1 B +X ~ 3 250 0 100 L 30 30 3 1 B +X ~ 4 250 0 100 L 30 30 4 1 B +X ~ 5 250 0 100 L 30 30 5 1 B +X ~ 6 250 0 100 L 30 30 6 1 B +X ~ 7 250 0 100 L 30 30 7 1 B +X ~ 8 250 0 100 L 30 30 8 1 B +X ~ 9 250 0 100 L 30 30 9 1 B +X ~ 10 250 0 100 L 30 30 10 1 B +X ~ 11 250 0 100 L 30 30 11 1 B +X ~ 12 250 0 100 L 30 30 12 1 B +X ~ 13 250 0 100 L 30 30 13 1 B +X ~ 14 250 0 100 L 30 30 14 1 B +X ~ 15 250 0 100 L 30 30 15 1 B +X ~ 16 250 0 100 L 30 30 16 1 B +X ~ 17 250 0 100 L 30 30 17 1 B +X ~ 18 250 0 100 L 30 30 18 1 B +X ~ 19 250 0 100 L 30 30 19 1 B +X ~ 20 250 0 100 L 30 30 20 1 B +X ~ 21 250 0 100 L 30 30 21 1 B +X ~ 22 250 0 100 L 30 30 22 1 B +X ~ 23 250 0 100 L 30 30 23 1 B +X ~ 24 250 0 100 L 30 30 24 1 B +X ~ 25 250 0 100 L 30 30 25 1 B +X ~ 26 250 0 100 L 30 30 26 1 B +ENDDRAW +ENDDEF +# +# d_and +# +DEF d_and U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_and" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_inverter +# +DEF d_inverter U 0 40 Y Y 1 F N +F0 "U" 0 -100 60 H V C CNN +F1 "d_inverter" 0 150 60 H V C CNN +F2 "" 50 -50 60 H V C CNN +F3 "" 50 -50 60 H V C CNN +DRAW +P 4 0 1 0 -100 50 -100 -50 100 0 -100 50 N +X ~ 1 -300 0 200 R 50 50 1 1 I +X ~ 2 300 0 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_nor +# +DEF d_nor U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_nor" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50 +A -25 -124 325 574 323 0 1 0 N 150 150 250 50 +A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50 +P 2 0 1 0 -250 -50 150 -50 N +P 2 0 1 0 -250 150 150 150 N +X IN1 1 -450 100 215 R 50 50 1 1 I +X IN2 2 -450 0 215 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_xor +# +DEF d_xor U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_xor" 50 100 47 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50 +A -350 50 180 -337 337 0 1 0 N -200 -50 -200 150 +A -25 -124 325 574 323 0 1 0 N 150 150 250 50 +A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50 +P 2 0 1 0 150 -50 -200 -50 N +P 2 0 1 0 150 150 -200 150 N +X IN1 1 -450 100 215 R 50 43 1 1 I +X IN2 2 -450 0 215 R 50 43 1 1 I +X OUT 3 450 50 200 L 50 39 1 1 O +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/CY74FCT480T/74480.cir b/library/SubcircuitLibrary/CY74FCT480T/74480.cir new file mode 100644 index 00000000..41b94a89 --- /dev/null +++ b/library/SubcircuitLibrary/CY74FCT480T/74480.cir @@ -0,0 +1,32 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\74480\74480.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 04/20/25 19:44:02 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U4 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U10-Pad1_ d_xor +U5 Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U10-Pad2_ d_xor +U6 Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U11-Pad1_ d_xor +U7 Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U11-Pad2_ d_xor +U10 Net-_U10-Pad1_ Net-_U10-Pad2_ Net-_U10-Pad3_ d_xor +U11 Net-_U11-Pad1_ Net-_U11-Pad2_ Net-_U11-Pad3_ d_xor +U14 Net-_U10-Pad3_ Net-_U11-Pad3_ Net-_U14-Pad3_ d_xor +U8 Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U12-Pad1_ d_xor +U9 Net-_U1-Pad13_ Net-_U1-Pad14_ Net-_U12-Pad2_ d_xor +U2 Net-_U1-Pad15_ Net-_U1-Pad16_ Net-_U13-Pad1_ d_xor +U3 Net-_U1-Pad17_ Net-_U1-Pad18_ Net-_U13-Pad2_ d_xor +U12 Net-_U12-Pad1_ Net-_U12-Pad2_ Net-_U12-Pad3_ d_xor +U13 Net-_U13-Pad1_ Net-_U13-Pad2_ Net-_U13-Pad3_ d_xor +U15 Net-_U12-Pad3_ Net-_U13-Pad3_ Net-_U15-Pad3_ d_xor +U20 Net-_U14-Pad3_ Net-_U18-Pad2_ Net-_U1-Pad20_ d_xor +U21 Net-_U15-Pad3_ Net-_U19-Pad2_ Net-_U1-Pad22_ d_xor +U22 Net-_U1-Pad20_ Net-_U1-Pad22_ Net-_U1-Pad21_ d_nor +U18 Net-_U16-Pad3_ Net-_U18-Pad2_ d_inverter +U16 Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U16-Pad3_ d_and +U17 Net-_U1-Pad10_ Net-_U1-Pad19_ Net-_U17-Pad3_ d_and +U19 Net-_U17-Pad3_ Net-_U19-Pad2_ d_inverter +U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ Net-_U1-Pad15_ Net-_U1-Pad16_ Net-_U1-Pad17_ Net-_U1-Pad18_ Net-_U1-Pad19_ Net-_U1-Pad20_ Net-_U1-Pad21_ Net-_U1-Pad22_ PORT + +.end diff --git a/library/SubcircuitLibrary/CY74FCT480T/74480.cir.out b/library/SubcircuitLibrary/CY74FCT480T/74480.cir.out new file mode 100644 index 00000000..59fd5704 --- /dev/null +++ b/library/SubcircuitLibrary/CY74FCT480T/74480.cir.out @@ -0,0 +1,96 @@ +* c:\fossee\esim\library\subcircuitlibrary\74480\74480.cir + +* u4 net-_u1-pad1_ net-_u1-pad2_ net-_u10-pad1_ d_xor +* u5 net-_u1-pad3_ net-_u1-pad4_ net-_u10-pad2_ d_xor +* u6 net-_u1-pad5_ net-_u1-pad6_ net-_u11-pad1_ d_xor +* u7 net-_u1-pad7_ net-_u1-pad8_ net-_u11-pad2_ d_xor +* u10 net-_u10-pad1_ net-_u10-pad2_ net-_u10-pad3_ d_xor +* u11 net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ d_xor +* u14 net-_u10-pad3_ net-_u11-pad3_ net-_u14-pad3_ d_xor +* u8 net-_u1-pad11_ net-_u1-pad12_ net-_u12-pad1_ d_xor +* u9 net-_u1-pad13_ net-_u1-pad14_ net-_u12-pad2_ d_xor +* u2 net-_u1-pad15_ net-_u1-pad16_ net-_u13-pad1_ d_xor +* u3 net-_u1-pad17_ net-_u1-pad18_ net-_u13-pad2_ d_xor +* u12 net-_u12-pad1_ net-_u12-pad2_ net-_u12-pad3_ d_xor +* u13 net-_u13-pad1_ net-_u13-pad2_ net-_u13-pad3_ d_xor +* u15 net-_u12-pad3_ net-_u13-pad3_ net-_u15-pad3_ d_xor +* u20 net-_u14-pad3_ net-_u18-pad2_ net-_u1-pad20_ d_xor +* u21 net-_u15-pad3_ net-_u19-pad2_ net-_u1-pad22_ d_xor +* u22 net-_u1-pad20_ net-_u1-pad22_ net-_u1-pad21_ d_nor +* u18 net-_u16-pad3_ net-_u18-pad2_ d_inverter +* u16 net-_u1-pad9_ net-_u1-pad10_ net-_u16-pad3_ d_and +* u17 net-_u1-pad10_ net-_u1-pad19_ net-_u17-pad3_ d_and +* u19 net-_u17-pad3_ net-_u19-pad2_ d_inverter +* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ net-_u1-pad17_ net-_u1-pad18_ net-_u1-pad19_ net-_u1-pad20_ net-_u1-pad21_ net-_u1-pad22_ port +a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u10-pad1_ u4 +a2 [net-_u1-pad3_ net-_u1-pad4_ ] net-_u10-pad2_ u5 +a3 [net-_u1-pad5_ net-_u1-pad6_ ] net-_u11-pad1_ u6 +a4 [net-_u1-pad7_ net-_u1-pad8_ ] net-_u11-pad2_ u7 +a5 [net-_u10-pad1_ net-_u10-pad2_ ] net-_u10-pad3_ u10 +a6 [net-_u11-pad1_ net-_u11-pad2_ ] net-_u11-pad3_ u11 +a7 [net-_u10-pad3_ net-_u11-pad3_ ] net-_u14-pad3_ u14 +a8 [net-_u1-pad11_ net-_u1-pad12_ ] net-_u12-pad1_ u8 +a9 [net-_u1-pad13_ net-_u1-pad14_ ] net-_u12-pad2_ u9 +a10 [net-_u1-pad15_ net-_u1-pad16_ ] net-_u13-pad1_ u2 +a11 [net-_u1-pad17_ net-_u1-pad18_ ] net-_u13-pad2_ u3 +a12 [net-_u12-pad1_ net-_u12-pad2_ ] net-_u12-pad3_ u12 +a13 [net-_u13-pad1_ net-_u13-pad2_ ] net-_u13-pad3_ u13 +a14 [net-_u12-pad3_ net-_u13-pad3_ ] net-_u15-pad3_ u15 +a15 [net-_u14-pad3_ net-_u18-pad2_ ] net-_u1-pad20_ u20 +a16 [net-_u15-pad3_ net-_u19-pad2_ ] net-_u1-pad22_ u21 +a17 [net-_u1-pad20_ net-_u1-pad22_ ] net-_u1-pad21_ u22 +a18 net-_u16-pad3_ net-_u18-pad2_ u18 +a19 [net-_u1-pad9_ net-_u1-pad10_ ] net-_u16-pad3_ u16 +a20 [net-_u1-pad10_ net-_u1-pad19_ ] net-_u17-pad3_ u17 +a21 net-_u17-pad3_ net-_u19-pad2_ u19 +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u4 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u5 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u6 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u7 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u10 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u11 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u14 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u8 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u9 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u2 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u3 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u12 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u13 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u15 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u20 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u21 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u22 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u18 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u16 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u17 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u19 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/CY74FCT480T/74480.pro b/library/SubcircuitLibrary/CY74FCT480T/74480.pro new file mode 100644 index 00000000..52048d93 --- /dev/null +++ b/library/SubcircuitLibrary/CY74FCT480T/74480.pro @@ -0,0 +1,83 @@ +update=05/06/25 21:00:50 +version=1 +last_client=eeschema +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts +[schematic_editor] +version=1 +PageLayoutDescrFile= +PlotDirectoryName= +SubpartIdSeparator=0 +SubpartFirstId=65 +NetFmtName= +SpiceForceRefPrefix=0 +SpiceUseNetNumbers=0 +LabSize=60 diff --git a/library/SubcircuitLibrary/CY74FCT480T/74480.sch b/library/SubcircuitLibrary/CY74FCT480T/74480.sch new file mode 100644 index 00000000..12144421 --- /dev/null +++ b/library/SubcircuitLibrary/CY74FCT480T/74480.sch @@ -0,0 +1,698 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L d_xor U4 +U 1 1 6804FCB9 +P 2950 1100 +F 0 "U4" H 2950 1100 60 0000 C CNN +F 1 "d_xor" H 3000 1200 47 0000 C CNN +F 2 "" H 2950 1100 60 0000 C CNN +F 3 "" H 2950 1100 60 0000 C CNN + 1 2950 1100 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U5 +U 1 1 6804FCEE +P 2950 1550 +F 0 "U5" H 2950 1550 60 0000 C CNN +F 1 "d_xor" H 3000 1650 47 0000 C CNN +F 2 "" H 2950 1550 60 0000 C CNN +F 3 "" H 2950 1550 60 0000 C CNN + 1 2950 1550 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U6 +U 1 1 6804FD11 +P 2950 2050 +F 0 "U6" H 2950 2050 60 0000 C CNN +F 1 "d_xor" H 3000 2150 47 0000 C CNN +F 2 "" H 2950 2050 60 0000 C CNN +F 3 "" H 2950 2050 60 0000 C CNN + 1 2950 2050 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U7 +U 1 1 6804FD38 +P 2950 2550 +F 0 "U7" H 2950 2550 60 0000 C CNN +F 1 "d_xor" H 3000 2650 47 0000 C CNN +F 2 "" H 2950 2550 60 0000 C CNN +F 3 "" H 2950 2550 60 0000 C CNN + 1 2950 2550 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U10 +U 1 1 6804FD5D +P 4250 1300 +F 0 "U10" H 4250 1300 60 0000 C CNN +F 1 "d_xor" H 4300 1400 47 0000 C CNN +F 2 "" H 4250 1300 60 0000 C CNN +F 3 "" H 4250 1300 60 0000 C CNN + 1 4250 1300 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U11 +U 1 1 6804FD84 +P 4250 2300 +F 0 "U11" H 4250 2300 60 0000 C CNN +F 1 "d_xor" H 4300 2400 47 0000 C CNN +F 2 "" H 4250 2300 60 0000 C CNN +F 3 "" H 4250 2300 60 0000 C CNN + 1 4250 2300 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U14 +U 1 1 6804FDB9 +P 5350 1750 +F 0 "U14" H 5350 1750 60 0000 C CNN +F 1 "d_xor" H 5400 1850 47 0000 C CNN +F 2 "" H 5350 1750 60 0000 C CNN +F 3 "" H 5350 1750 60 0000 C CNN + 1 5350 1750 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U8 +U 1 1 6804FDE2 +P 2950 3650 +F 0 "U8" H 2950 3650 60 0000 C CNN +F 1 "d_xor" H 3000 3750 47 0000 C CNN +F 2 "" H 2950 3650 60 0000 C CNN +F 3 "" H 2950 3650 60 0000 C CNN + 1 2950 3650 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U9 +U 1 1 6804FE11 +P 2950 4150 +F 0 "U9" H 2950 4150 60 0000 C CNN +F 1 "d_xor" H 3000 4250 47 0000 C CNN +F 2 "" H 2950 4150 60 0000 C CNN +F 3 "" H 2950 4150 60 0000 C CNN + 1 2950 4150 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U2 +U 1 1 6804FE42 +P 2900 4650 +F 0 "U2" H 2900 4650 60 0000 C CNN +F 1 "d_xor" H 2950 4750 47 0000 C CNN +F 2 "" H 2900 4650 60 0000 C CNN +F 3 "" H 2900 4650 60 0000 C CNN + 1 2900 4650 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U3 +U 1 1 6804FE73 +P 2900 5100 +F 0 "U3" H 2900 5100 60 0000 C CNN +F 1 "d_xor" H 2950 5200 47 0000 C CNN +F 2 "" H 2900 5100 60 0000 C CNN +F 3 "" H 2900 5100 60 0000 C CNN + 1 2900 5100 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U12 +U 1 1 6804FEA4 +P 4300 3850 +F 0 "U12" H 4300 3850 60 0000 C CNN +F 1 "d_xor" H 4350 3950 47 0000 C CNN +F 2 "" H 4300 3850 60 0000 C CNN +F 3 "" H 4300 3850 60 0000 C CNN + 1 4300 3850 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U13 +U 1 1 6804FED3 +P 4350 4850 +F 0 "U13" H 4350 4850 60 0000 C CNN +F 1 "d_xor" H 4400 4950 47 0000 C CNN +F 2 "" H 4350 4850 60 0000 C CNN +F 3 "" H 4350 4850 60 0000 C CNN + 1 4350 4850 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U15 +U 1 1 6804FF0C +P 5600 4350 +F 0 "U15" H 5600 4350 60 0000 C CNN +F 1 "d_xor" H 5650 4450 47 0000 C CNN +F 2 "" H 5600 4350 60 0000 C CNN +F 3 "" H 5600 4350 60 0000 C CNN + 1 5600 4350 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U20 +U 1 1 6804FF43 +P 7800 1700 +F 0 "U20" H 7800 1700 60 0000 C CNN +F 1 "d_xor" H 7850 1800 47 0000 C CNN +F 2 "" H 7800 1700 60 0000 C CNN +F 3 "" H 7800 1700 60 0000 C CNN + 1 7800 1700 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U21 +U 1 1 6804FF8C +P 7850 4400 +F 0 "U21" H 7850 4400 60 0000 C CNN +F 1 "d_xor" H 7900 4500 47 0000 C CNN +F 2 "" H 7850 4400 60 0000 C CNN +F 3 "" H 7850 4400 60 0000 C CNN + 1 7850 4400 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U22 +U 1 1 6804FFCD +P 9550 3050 +F 0 "U22" H 9550 3050 60 0000 C CNN +F 1 "d_nor" H 9600 3150 60 0000 C CNN +F 2 "" H 9550 3050 60 0000 C CNN +F 3 "" H 9550 3050 60 0000 C CNN + 1 9550 3050 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U18 +U 1 1 68050016 +P 7200 2300 +F 0 "U18" H 7200 2200 60 0000 C CNN +F 1 "d_inverter" H 7200 2450 60 0000 C CNN +F 2 "" H 7250 2250 60 0000 C CNN +F 3 "" H 7250 2250 60 0000 C CNN + 1 7200 2300 + 0 -1 -1 0 +$EndComp +$Comp +L d_and U16 +U 1 1 6805005D +P 6700 2950 +F 0 "U16" H 6700 2950 60 0000 C CNN +F 1 "d_and" H 6750 3050 60 0000 C CNN +F 2 "" H 6700 2950 60 0000 C CNN +F 3 "" H 6700 2950 60 0000 C CNN + 1 6700 2950 + 1 0 0 -1 +$EndComp +$Comp +L d_and U17 +U 1 1 680500A4 +P 6800 5450 +F 0 "U17" H 6800 5450 60 0000 C CNN +F 1 "d_and" H 6850 5550 60 0000 C CNN +F 2 "" H 6800 5450 60 0000 C CNN +F 3 "" H 6800 5450 60 0000 C CNN + 1 6800 5450 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U19 +U 1 1 680500E7 +P 7350 4900 +F 0 "U19" H 7350 4800 60 0000 C CNN +F 1 "d_inverter" H 7350 5050 60 0000 C CNN +F 2 "" H 7400 4850 60 0000 C CNN +F 3 "" H 7400 4850 60 0000 C CNN + 1 7350 4900 + 0 -1 -1 0 +$EndComp +$Comp +L PORT U1 +U 1 1 6805012C +P 1550 900 +F 0 "U1" H 1600 1000 30 0000 C CNN +F 1 "PORT" H 1550 900 30 0000 C CNN +F 2 "" H 1550 900 60 0000 C CNN +F 3 "" H 1550 900 60 0000 C CNN + 1 1550 900 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 6805029B +P 1550 1100 +F 0 "U1" H 1600 1200 30 0000 C CNN +F 1 "PORT" H 1550 1100 30 0000 C CNN +F 2 "" H 1550 1100 60 0000 C CNN +F 3 "" H 1550 1100 60 0000 C CNN + 2 1550 1100 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 680502E2 +P 1550 1350 +F 0 "U1" H 1600 1450 30 0000 C CNN +F 1 "PORT" H 1550 1350 30 0000 C CNN +F 2 "" H 1550 1350 60 0000 C CNN +F 3 "" H 1550 1350 60 0000 C CNN + 3 1550 1350 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 6805032D +P 1550 1550 +F 0 "U1" H 1600 1650 30 0000 C CNN +F 1 "PORT" H 1550 1550 30 0000 C CNN +F 2 "" H 1550 1550 60 0000 C CNN +F 3 "" H 1550 1550 60 0000 C CNN + 4 1550 1550 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 5 1 680503C1 +P 1550 1800 +F 0 "U1" H 1600 1900 30 0000 C CNN +F 1 "PORT" H 1550 1800 30 0000 C CNN +F 2 "" H 1550 1800 60 0000 C CNN +F 3 "" H 1550 1800 60 0000 C CNN + 5 1550 1800 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 6 1 68050412 +P 1550 2000 +F 0 "U1" H 1600 2100 30 0000 C CNN +F 1 "PORT" H 1550 2000 30 0000 C CNN +F 2 "" H 1550 2000 60 0000 C CNN +F 3 "" H 1550 2000 60 0000 C CNN + 6 1550 2000 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 7 1 68050465 +P 1550 2300 +F 0 "U1" H 1600 2400 30 0000 C CNN +F 1 "PORT" H 1550 2300 30 0000 C CNN +F 2 "" H 1550 2300 60 0000 C CNN +F 3 "" H 1550 2300 60 0000 C CNN + 7 1550 2300 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 8 1 680504B8 +P 1550 2500 +F 0 "U1" H 1600 2600 30 0000 C CNN +F 1 "PORT" H 1550 2500 30 0000 C CNN +F 2 "" H 1550 2500 60 0000 C CNN +F 3 "" H 1550 2500 60 0000 C CNN + 8 1550 2500 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 9 1 68050543 +P 1550 2750 +F 0 "U1" H 1600 2850 30 0000 C CNN +F 1 "PORT" H 1550 2750 30 0000 C CNN +F 2 "" H 1550 2750 60 0000 C CNN +F 3 "" H 1550 2750 60 0000 C CNN + 9 1550 2750 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 10 1 6805059A +P 1550 3050 +F 0 "U1" H 1600 3150 30 0000 C CNN +F 1 "PORT" H 1550 3050 30 0000 C CNN +F 2 "" H 1550 3050 60 0000 C CNN +F 3 "" H 1550 3050 60 0000 C CNN + 10 1550 3050 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 11 1 680505EF +P 1550 3450 +F 0 "U1" H 1600 3550 30 0000 C CNN +F 1 "PORT" H 1550 3450 30 0000 C CNN +F 2 "" H 1550 3450 60 0000 C CNN +F 3 "" H 1550 3450 60 0000 C CNN + 11 1550 3450 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 12 1 6805064C +P 1550 3700 +F 0 "U1" H 1600 3800 30 0000 C CNN +F 1 "PORT" H 1550 3700 30 0000 C CNN +F 2 "" H 1550 3700 60 0000 C CNN +F 3 "" H 1550 3700 60 0000 C CNN + 12 1550 3700 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 13 1 680506A9 +P 1550 4000 +F 0 "U1" H 1600 4100 30 0000 C CNN +F 1 "PORT" H 1550 4000 30 0000 C CNN +F 2 "" H 1550 4000 60 0000 C CNN +F 3 "" H 1550 4000 60 0000 C CNN + 13 1550 4000 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 14 1 68050702 +P 1550 4200 +F 0 "U1" H 1600 4300 30 0000 C CNN +F 1 "PORT" H 1550 4200 30 0000 C CNN +F 2 "" H 1550 4200 60 0000 C CNN +F 3 "" H 1550 4200 60 0000 C CNN + 14 1550 4200 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 15 1 6805075F +P 1550 4450 +F 0 "U1" H 1600 4550 30 0000 C CNN +F 1 "PORT" H 1550 4450 30 0000 C CNN +F 2 "" H 1550 4450 60 0000 C CNN +F 3 "" H 1550 4450 60 0000 C CNN + 15 1550 4450 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 16 1 680507CC +P 1550 4650 +F 0 "U1" H 1600 4750 30 0000 C CNN +F 1 "PORT" H 1550 4650 30 0000 C CNN +F 2 "" H 1550 4650 60 0000 C CNN +F 3 "" H 1550 4650 60 0000 C CNN + 16 1550 4650 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 17 1 68050831 +P 1550 4900 +F 0 "U1" H 1600 5000 30 0000 C CNN +F 1 "PORT" H 1550 4900 30 0000 C CNN +F 2 "" H 1550 4900 60 0000 C CNN +F 3 "" H 1550 4900 60 0000 C CNN + 17 1550 4900 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 18 1 68050896 +P 1550 5100 +F 0 "U1" H 1600 5200 30 0000 C CNN +F 1 "PORT" H 1550 5100 30 0000 C CNN +F 2 "" H 1550 5100 60 0000 C CNN +F 3 "" H 1550 5100 60 0000 C CNN + 18 1550 5100 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 19 1 680509C6 +P 1550 5350 +F 0 "U1" H 1600 5450 30 0000 C CNN +F 1 "PORT" H 1550 5350 30 0000 C CNN +F 2 "" H 1550 5350 60 0000 C CNN +F 3 "" H 1550 5350 60 0000 C CNN + 19 1550 5350 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 21 1 68050B25 +P 10750 3000 +F 0 "U1" H 10800 3100 30 0000 C CNN +F 1 "PORT" H 10750 3000 30 0000 C CNN +F 2 "" H 10750 3000 60 0000 C CNN +F 3 "" H 10750 3000 60 0000 C CNN + 21 10750 3000 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 20 1 68050B96 +P 10700 1300 +F 0 "U1" H 10750 1400 30 0000 C CNN +F 1 "PORT" H 10700 1300 30 0000 C CNN +F 2 "" H 10700 1300 60 0000 C CNN +F 3 "" H 10700 1300 60 0000 C CNN + 20 10700 1300 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 22 1 68050C07 +P 10700 4300 +F 0 "U1" H 10750 4400 30 0000 C CNN +F 1 "PORT" H 10700 4300 30 0000 C CNN +F 2 "" H 10700 4300 60 0000 C CNN +F 3 "" H 10700 4300 60 0000 C CNN + 22 10700 4300 + -1 0 0 1 +$EndComp +Wire Wire Line + 1800 900 2500 900 +Wire Wire Line + 2500 900 2500 1000 +Wire Wire Line + 1800 1100 2500 1100 +Wire Wire Line + 1800 1350 2500 1350 +Wire Wire Line + 2500 1350 2500 1450 +Wire Wire Line + 1800 1550 2500 1550 +Wire Wire Line + 3400 1050 3800 1050 +Wire Wire Line + 3800 1050 3800 1200 +Wire Wire Line + 3400 1500 3800 1500 +Wire Wire Line + 3800 1500 3800 1300 +Wire Wire Line + 1800 1800 2500 1800 +Wire Wire Line + 2500 1800 2500 1950 +Wire Wire Line + 1800 2000 1800 2050 +Wire Wire Line + 1800 2050 2500 2050 +Wire Wire Line + 3400 2000 3800 2000 +Wire Wire Line + 3800 2000 3800 2200 +Wire Wire Line + 1800 2300 2500 2300 +Wire Wire Line + 2500 2300 2500 2450 +Wire Wire Line + 1800 2500 2500 2500 +Wire Wire Line + 2500 2500 2500 2550 +Wire Wire Line + 3400 2500 3800 2500 +Wire Wire Line + 3800 2500 3800 2300 +Wire Wire Line + 1800 2750 6250 2750 +Wire Wire Line + 6250 2750 6250 2850 +Wire Wire Line + 4700 1250 4900 1250 +Wire Wire Line + 4900 1250 4900 1650 +Wire Wire Line + 4700 2250 4900 2250 +Wire Wire Line + 4900 2250 4900 1750 +Wire Wire Line + 7150 2900 7200 2900 +Wire Wire Line + 7200 2900 7200 2600 +Wire Wire Line + 5800 1700 6650 1700 +Wire Wire Line + 6650 1700 6650 1600 +Wire Wire Line + 6650 1600 7350 1600 +Wire Wire Line + 7200 2000 7200 1700 +Wire Wire Line + 7200 1700 7350 1700 +Wire Wire Line + 1800 3050 6150 3050 +Wire Wire Line + 6350 5350 6150 5350 +Wire Wire Line + 6150 5350 6150 2950 +Wire Wire Line + 6150 2950 6250 2950 +Connection ~ 6150 3050 +Wire Wire Line + 6050 4300 7400 4300 +Wire Wire Line + 7400 4400 7350 4400 +Wire Wire Line + 7350 4400 7350 4600 +Wire Wire Line + 7250 5400 7350 5400 +Wire Wire Line + 7350 5400 7350 5200 +Wire Wire Line + 1800 5350 5700 5350 +Wire Wire Line + 5700 5350 5700 5450 +Wire Wire Line + 5700 5450 6350 5450 +Wire Wire Line + 1800 3450 2500 3450 +Wire Wire Line + 2500 3450 2500 3550 +Wire Wire Line + 1800 3700 2500 3700 +Wire Wire Line + 2500 3700 2500 3650 +Wire Wire Line + 1800 4000 2500 4000 +Wire Wire Line + 2500 4000 2500 4050 +Wire Wire Line + 1800 4200 2500 4200 +Wire Wire Line + 2500 4200 2500 4150 +Wire Wire Line + 1800 4450 2400 4450 +Wire Wire Line + 2400 4450 2400 4550 +Wire Wire Line + 2400 4550 2450 4550 +Wire Wire Line + 1800 4650 2450 4650 +Wire Wire Line + 1800 4900 2450 4900 +Wire Wire Line + 2450 4900 2450 5000 +Wire Wire Line + 1800 5100 2450 5100 +Wire Wire Line + 3400 3600 3850 3600 +Wire Wire Line + 3850 3600 3850 3750 +Wire Wire Line + 3400 4100 3850 4100 +Wire Wire Line + 3850 4100 3850 3850 +Wire Wire Line + 3350 4600 3900 4600 +Wire Wire Line + 3900 4600 3900 4750 +Wire Wire Line + 3350 5050 3900 5050 +Wire Wire Line + 3900 5050 3900 4850 +Wire Wire Line + 4750 3800 5150 3800 +Wire Wire Line + 5150 3800 5150 4250 +Wire Wire Line + 4800 4800 5150 4800 +Wire Wire Line + 5150 4800 5150 4350 +Wire Wire Line + 8250 1650 10450 1650 +Wire Wire Line + 10450 1650 10450 1300 +Wire Wire Line + 8500 1650 8500 2950 +Wire Wire Line + 8500 2950 9100 2950 +Connection ~ 8500 1650 +Wire Wire Line + 8300 4350 10450 4350 +Wire Wire Line + 10450 4350 10450 4300 +Wire Wire Line + 9100 3050 8700 3050 +Wire Wire Line + 8700 3050 8700 4350 +Connection ~ 8700 4350 +Wire Wire Line + 10000 3000 10500 3000 +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/CY74FCT480T/74480.sub b/library/SubcircuitLibrary/CY74FCT480T/74480.sub new file mode 100644 index 00000000..d91baa60 --- /dev/null +++ b/library/SubcircuitLibrary/CY74FCT480T/74480.sub @@ -0,0 +1,90 @@ +* Subcircuit 74480 +.subckt 74480 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ net-_u1-pad17_ net-_u1-pad18_ net-_u1-pad19_ net-_u1-pad20_ net-_u1-pad21_ net-_u1-pad22_ +* c:\fossee\esim\library\subcircuitlibrary\74480\74480.cir +* u4 net-_u1-pad1_ net-_u1-pad2_ net-_u10-pad1_ d_xor +* u5 net-_u1-pad3_ net-_u1-pad4_ net-_u10-pad2_ d_xor +* u6 net-_u1-pad5_ net-_u1-pad6_ net-_u11-pad1_ d_xor +* u7 net-_u1-pad7_ net-_u1-pad8_ net-_u11-pad2_ d_xor +* u10 net-_u10-pad1_ net-_u10-pad2_ net-_u10-pad3_ d_xor +* u11 net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ d_xor +* u14 net-_u10-pad3_ net-_u11-pad3_ net-_u14-pad3_ d_xor +* u8 net-_u1-pad11_ net-_u1-pad12_ net-_u12-pad1_ d_xor +* u9 net-_u1-pad13_ net-_u1-pad14_ net-_u12-pad2_ d_xor +* u2 net-_u1-pad15_ net-_u1-pad16_ net-_u13-pad1_ d_xor +* u3 net-_u1-pad17_ net-_u1-pad18_ net-_u13-pad2_ d_xor +* u12 net-_u12-pad1_ net-_u12-pad2_ net-_u12-pad3_ d_xor +* u13 net-_u13-pad1_ net-_u13-pad2_ net-_u13-pad3_ d_xor +* u15 net-_u12-pad3_ net-_u13-pad3_ net-_u15-pad3_ d_xor +* u20 net-_u14-pad3_ net-_u18-pad2_ net-_u1-pad20_ d_xor +* u21 net-_u15-pad3_ net-_u19-pad2_ net-_u1-pad22_ d_xor +* u22 net-_u1-pad20_ net-_u1-pad22_ net-_u1-pad21_ d_nor +* u18 net-_u16-pad3_ net-_u18-pad2_ d_inverter +* u16 net-_u1-pad9_ net-_u1-pad10_ net-_u16-pad3_ d_and +* u17 net-_u1-pad10_ net-_u1-pad19_ net-_u17-pad3_ d_and +* u19 net-_u17-pad3_ net-_u19-pad2_ d_inverter +a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u10-pad1_ u4 +a2 [net-_u1-pad3_ net-_u1-pad4_ ] net-_u10-pad2_ u5 +a3 [net-_u1-pad5_ net-_u1-pad6_ ] net-_u11-pad1_ u6 +a4 [net-_u1-pad7_ net-_u1-pad8_ ] net-_u11-pad2_ u7 +a5 [net-_u10-pad1_ net-_u10-pad2_ ] net-_u10-pad3_ u10 +a6 [net-_u11-pad1_ net-_u11-pad2_ ] net-_u11-pad3_ u11 +a7 [net-_u10-pad3_ net-_u11-pad3_ ] net-_u14-pad3_ u14 +a8 [net-_u1-pad11_ net-_u1-pad12_ ] net-_u12-pad1_ u8 +a9 [net-_u1-pad13_ net-_u1-pad14_ ] net-_u12-pad2_ u9 +a10 [net-_u1-pad15_ net-_u1-pad16_ ] net-_u13-pad1_ u2 +a11 [net-_u1-pad17_ net-_u1-pad18_ ] net-_u13-pad2_ u3 +a12 [net-_u12-pad1_ net-_u12-pad2_ ] net-_u12-pad3_ u12 +a13 [net-_u13-pad1_ net-_u13-pad2_ ] net-_u13-pad3_ u13 +a14 [net-_u12-pad3_ net-_u13-pad3_ ] net-_u15-pad3_ u15 +a15 [net-_u14-pad3_ net-_u18-pad2_ ] net-_u1-pad20_ u20 +a16 [net-_u15-pad3_ net-_u19-pad2_ ] net-_u1-pad22_ u21 +a17 [net-_u1-pad20_ net-_u1-pad22_ ] net-_u1-pad21_ u22 +a18 net-_u16-pad3_ net-_u18-pad2_ u18 +a19 [net-_u1-pad9_ net-_u1-pad10_ ] net-_u16-pad3_ u16 +a20 [net-_u1-pad10_ net-_u1-pad19_ ] net-_u17-pad3_ u17 +a21 net-_u17-pad3_ net-_u19-pad2_ u19 +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u4 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u5 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u6 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u7 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u10 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u11 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u14 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u8 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u9 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u2 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u3 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u12 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u13 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u15 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u20 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u21 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u22 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u18 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u16 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u17 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u19 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Control Statements + +.ends 74480
\ No newline at end of file diff --git a/library/SubcircuitLibrary/CY74FCT480T/74480_Previous_Values.xml b/library/SubcircuitLibrary/CY74FCT480T/74480_Previous_Values.xml new file mode 100644 index 00000000..cca77fc4 --- /dev/null +++ b/library/SubcircuitLibrary/CY74FCT480T/74480_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis><source /><model><u4 name="type">d_xor<field1 name="Enter Rise Delay (default=1.0e-9)" /><field2 name="Enter Fall Delay (default=1.0e-9)" /><field3 name="Enter Input Load (default=1.0e-12)" /></u4><u5 name="type">d_xor<field4 name="Enter Rise Delay (default=1.0e-9)" /><field5 name="Enter Fall Delay (default=1.0e-9)" /><field6 name="Enter Input Load (default=1.0e-12)" /></u5><u6 name="type">d_xor<field7 name="Enter Rise Delay (default=1.0e-9)" /><field8 name="Enter Fall Delay (default=1.0e-9)" /><field9 name="Enter Input Load (default=1.0e-12)" /></u6><u7 name="type">d_xor<field10 name="Enter Rise Delay (default=1.0e-9)" /><field11 name="Enter Fall Delay (default=1.0e-9)" /><field12 name="Enter Input Load (default=1.0e-12)" /></u7><u10 name="type">d_xor<field13 name="Enter Rise Delay (default=1.0e-9)" /><field14 name="Enter Fall Delay (default=1.0e-9)" /><field15 name="Enter Input Load (default=1.0e-12)" /></u10><u11 name="type">d_xor<field16 name="Enter Rise Delay (default=1.0e-9)" /><field17 name="Enter Fall Delay (default=1.0e-9)" /><field18 name="Enter Input Load (default=1.0e-12)" /></u11><u14 name="type">d_xor<field19 name="Enter Rise Delay (default=1.0e-9)" /><field20 name="Enter Fall Delay (default=1.0e-9)" /><field21 name="Enter Input Load (default=1.0e-12)" /></u14><u8 name="type">d_xor<field22 name="Enter Rise Delay (default=1.0e-9)" /><field23 name="Enter Fall Delay (default=1.0e-9)" /><field24 name="Enter Input Load (default=1.0e-12)" /></u8><u9 name="type">d_xor<field25 name="Enter Rise Delay (default=1.0e-9)" /><field26 name="Enter Fall Delay (default=1.0e-9)" /><field27 name="Enter Input Load (default=1.0e-12)" /></u9><u2 name="type">d_xor<field28 name="Enter Rise Delay (default=1.0e-9)" /><field29 name="Enter Fall Delay (default=1.0e-9)" /><field30 name="Enter Input Load (default=1.0e-12)" /></u2><u3 name="type">d_xor<field31 name="Enter Rise Delay (default=1.0e-9)" /><field32 name="Enter Fall Delay (default=1.0e-9)" /><field33 name="Enter Input Load (default=1.0e-12)" /></u3><u12 name="type">d_xor<field34 name="Enter Rise Delay (default=1.0e-9)" /><field35 name="Enter Fall Delay (default=1.0e-9)" /><field36 name="Enter Input Load (default=1.0e-12)" /></u12><u13 name="type">d_xor<field37 name="Enter Rise Delay (default=1.0e-9)" /><field38 name="Enter Fall Delay (default=1.0e-9)" /><field39 name="Enter Input Load (default=1.0e-12)" /></u13><u15 name="type">d_xor<field40 name="Enter Rise Delay (default=1.0e-9)" /><field41 name="Enter Fall Delay (default=1.0e-9)" /><field42 name="Enter Input Load (default=1.0e-12)" /></u15><u20 name="type">d_xor<field43 name="Enter Rise Delay (default=1.0e-9)" /><field44 name="Enter Fall Delay (default=1.0e-9)" /><field45 name="Enter Input Load (default=1.0e-12)" /></u20><u21 name="type">d_xor<field46 name="Enter Rise Delay (default=1.0e-9)" /><field47 name="Enter Fall Delay (default=1.0e-9)" /><field48 name="Enter Input Load (default=1.0e-12)" /></u21><u22 name="type">d_nor<field49 name="Enter Rise Delay (default=1.0e-9)" /><field50 name="Enter Fall Delay (default=1.0e-9)" /><field51 name="Enter Input Load (default=1.0e-12)" /></u22><u18 name="type">d_inverter<field52 name="Enter Rise Delay (default=1.0e-9)" /><field53 name="Enter Fall Delay (default=1.0e-9)" /><field54 name="Enter Input Load (default=1.0e-12)" /></u18><u16 name="type">d_and<field55 name="Enter Rise Delay (default=1.0e-9)" /><field56 name="Enter Fall Delay (default=1.0e-9)" /><field57 name="Enter Input Load (default=1.0e-12)" /></u16><u17 name="type">d_and<field58 name="Enter Rise Delay (default=1.0e-9)" /><field59 name="Enter Fall Delay (default=1.0e-9)" /><field60 name="Enter Input Load (default=1.0e-12)" /></u17><u19 name="type">d_inverter<field61 name="Enter Rise Delay (default=1.0e-9)" /><field62 name="Enter Fall Delay (default=1.0e-9)" /><field63 name="Enter Input Load (default=1.0e-12)" /></u19></model><devicemodel /><subcircuit /></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/CY74FCT480T/analysis b/library/SubcircuitLibrary/CY74FCT480T/analysis new file mode 100644 index 00000000..5c9b0b46 --- /dev/null +++ b/library/SubcircuitLibrary/CY74FCT480T/analysis @@ -0,0 +1 @@ +.tran 10e-03 20e-00 0e-03
\ No newline at end of file diff --git a/library/SubcircuitLibrary/DM7447A/7447-cache.lib b/library/SubcircuitLibrary/DM7447A/7447-cache.lib new file mode 100644 index 00000000..a8a60642 --- /dev/null +++ b/library/SubcircuitLibrary/DM7447A/7447-cache.lib @@ -0,0 +1,162 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# 3_and +# +DEF 3_and X 0 40 Y Y 1 F N +F0 "X" 100 -50 60 H V C CNN +F1 "3_and" 150 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 150 50 158 716 -716 0 1 0 N 200 200 200 -100 +P 2 0 1 0 -150 200 200 200 N +P 3 0 1 0 -150 200 -150 -100 200 -100 N +X in1 1 -350 150 200 R 50 50 1 1 I +X in2 2 -350 50 200 R 50 50 1 1 I +X in3 3 -350 -50 200 R 50 50 1 1 I +X out 4 500 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 4_and +# +DEF 4_and X 0 40 Y Y 1 F N +F0 "X" 50 -50 60 H V C CNN +F1 "4_and" 100 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 100 0 206 760 -760 0 1 0 N 150 200 150 -200 +P 2 0 1 0 -200 200 150 200 N +P 4 0 1 0 -200 200 -200 -200 50 -200 150 -200 N +X in1 1 -400 150 200 R 50 50 1 1 I +X in2 2 -400 50 200 R 50 50 1 1 I +X in3 3 -400 -50 200 R 50 50 1 1 I +X in4 4 -400 -150 200 R 50 50 1 1 I +X out 5 500 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 B +X ~ 2 250 0 100 L 30 30 2 1 B +X ~ 3 250 0 100 L 30 30 3 1 B +X ~ 4 250 0 100 L 30 30 4 1 B +X ~ 5 250 0 100 L 30 30 5 1 B +X ~ 6 250 0 100 L 30 30 6 1 B +X ~ 7 250 0 100 L 30 30 7 1 B +X ~ 8 250 0 100 L 30 30 8 1 B +X ~ 9 250 0 100 L 30 30 9 1 B +X ~ 10 250 0 100 L 30 30 10 1 B +X ~ 11 250 0 100 L 30 30 11 1 B +X ~ 12 250 0 100 L 30 30 12 1 B +X ~ 13 250 0 100 L 30 30 13 1 B +X ~ 14 250 0 100 L 30 30 14 1 B +X ~ 15 250 0 100 L 30 30 15 1 B +X ~ 16 250 0 100 L 30 30 16 1 B +X ~ 17 250 0 100 L 30 30 17 1 B +X ~ 18 250 0 100 L 30 30 18 1 B +X ~ 19 250 0 100 L 30 30 19 1 B +X ~ 20 250 0 100 L 30 30 20 1 B +X ~ 21 250 0 100 L 30 30 21 1 B +X ~ 22 250 0 100 L 30 30 22 1 B +X ~ 23 250 0 100 L 30 30 23 1 B +X ~ 24 250 0 100 L 30 30 24 1 B +X ~ 25 250 0 100 L 30 30 25 1 B +X ~ 26 250 0 100 L 30 30 26 1 B +ENDDRAW +ENDDEF +# +# d_and +# +DEF d_and U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_and" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_buffer +# +DEF d_buffer U 0 40 Y Y 1 F N +F0 "U" 0 -50 60 H V C CNN +F1 "d_buffer" 0 50 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +P 4 0 1 0 -300 200 -300 -200 450 0 -300 200 N +X IN 1 -500 0 200 R 50 50 1 1 I +X OUT 2 650 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_inverter +# +DEF d_inverter U 0 40 Y Y 1 F N +F0 "U" 0 -100 60 H V C CNN +F1 "d_inverter" 0 150 60 H V C CNN +F2 "" 50 -50 60 H V C CNN +F3 "" 50 -50 60 H V C CNN +DRAW +P 4 0 1 0 -100 50 -100 -50 100 0 -100 50 N +X ~ 1 -300 0 200 R 50 50 1 1 I +X ~ 2 300 0 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_nand +# +DEF d_nand U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_nand" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_nor +# +DEF d_nor U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_nor" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50 +A -25 -124 325 574 323 0 1 0 N 150 150 250 50 +A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50 +P 2 0 1 0 -250 -50 150 -50 N +P 2 0 1 0 -250 150 150 150 N +X IN1 1 -450 100 215 R 50 50 1 1 I +X IN2 2 -450 0 215 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/DM7447A/7447.cir b/library/SubcircuitLibrary/DM7447A/7447.cir new file mode 100644 index 00000000..2def1963 --- /dev/null +++ b/library/SubcircuitLibrary/DM7447A/7447.cir @@ -0,0 +1,63 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\7447\7447.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 05/03/25 19:04:33 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U3 Net-_U1-Pad1_ Net-_U1-Pad6_ Net-_U10-Pad1_ d_nand +U4 Net-_U1-Pad2_ Net-_U1-Pad6_ Net-_U11-Pad1_ d_nand +U5 Net-_U1-Pad3_ Net-_U1-Pad6_ Net-_U12-Pad1_ d_nand +U2 Net-_U1-Pad4_ Net-_U13-Pad1_ d_inverter +U6 Net-_U1-Pad7_ Net-_U6-Pad2_ d_inverter +X1 Net-_U1-Pad6_ Net-_U6-Pad2_ Net-_U11-Pad1_ Net-_U12-Pad1_ Net-_U33-Pad1_ 4_and +U9 Net-_U13-Pad1_ Net-_U10-Pad1_ Net-_U33-Pad2_ d_and +U10 Net-_U10-Pad1_ Net-_U1-Pad5_ Net-_U10-Pad3_ d_nand +U11 Net-_U11-Pad1_ Net-_U1-Pad5_ Net-_U11-Pad3_ d_nand +U12 Net-_U12-Pad1_ Net-_U1-Pad5_ Net-_U12-Pad3_ d_nand +U13 Net-_U13-Pad1_ Net-_U1-Pad5_ Net-_U13-Pad3_ d_nand +U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ PORT +U14 Net-_U11-Pad3_ Net-_U13-Pad3_ Net-_U14-Pad3_ d_and +U15 Net-_U10-Pad1_ Net-_U12-Pad3_ Net-_U15-Pad3_ d_and +X10 Net-_U10-Pad3_ Net-_U11-Pad1_ Net-_U12-Pad1_ Net-_U13-Pad1_ ? 4_and +U16 Net-_U11-Pad3_ Net-_U13-Pad3_ Net-_U16-Pad3_ d_and +X2 Net-_U10-Pad3_ Net-_U11-Pad1_ Net-_U12-Pad3_ Net-_U23-Pad2_ 3_and +X3 Net-_U10-Pad1_ Net-_U11-Pad3_ Net-_U12-Pad3_ Net-_U36-Pad2_ 3_and +U17 Net-_U12-Pad3_ Net-_U13-Pad3_ Net-_U17-Pad3_ d_and +X4 Net-_U10-Pad1_ Net-_U11-Pad3_ Net-_U12-Pad1_ Net-_U27-Pad2_ 3_and +X5 Net-_U10-Pad3_ Net-_U11-Pad1_ Net-_U12-Pad1_ Net-_U24-Pad1_ 3_and +X6 Net-_U10-Pad1_ Net-_U11-Pad1_ Net-_U12-Pad3_ Net-_U24-Pad2_ 3_and +X7 Net-_U10-Pad3_ Net-_U11-Pad3_ Net-_U12-Pad3_ Net-_U37-Pad2_ 3_and +U21 Net-_U10-Pad3_ Net-_U21-Pad2_ d_buffer +U18 Net-_U11-Pad1_ Net-_U12-Pad3_ Net-_U18-Pad3_ d_and +U19 Net-_U10-Pad3_ Net-_U11-Pad3_ Net-_U19-Pad3_ d_and +U20 Net-_U11-Pad3_ Net-_U12-Pad1_ Net-_U20-Pad3_ d_and +X8 Net-_U10-Pad3_ Net-_U12-Pad1_ Net-_U13-Pad1_ Net-_U38-Pad2_ 3_and +X9 Net-_U10-Pad3_ Net-_U11-Pad3_ Net-_U12-Pad3_ Net-_U28-Pad1_ 3_and +X11 Net-_U11-Pad1_ Net-_U12-Pad1_ Net-_U13-Pad1_ Net-_U1-Pad6_ Net-_U28-Pad2_ 4_and +U27 Net-_U17-Pad3_ Net-_U27-Pad2_ Net-_U27-Pad3_ d_nor +U26 Net-_U21-Pad2_ Net-_U18-Pad3_ Net-_U26-Pad3_ d_nor +U28 Net-_U28-Pad1_ Net-_U28-Pad2_ Net-_U28-Pad3_ d_nor +U22 Net-_U14-Pad3_ Net-_U15-Pad3_ Net-_U22-Pad3_ d_nor +U29 Net-_U22-Pad3_ Net-_U22-Pad3_ Net-_U29-Pad3_ d_nor +U35 Net-_U29-Pad3_ ? Net-_U35-Pad3_ d_nor +U23 Net-_U16-Pad3_ Net-_U23-Pad2_ Net-_U23-Pad3_ d_nor +U30 Net-_U23-Pad3_ Net-_U23-Pad3_ Net-_U30-Pad3_ d_nor +U36 Net-_U30-Pad3_ Net-_U36-Pad2_ Net-_U36-Pad3_ d_nor +U24 Net-_U24-Pad1_ Net-_U24-Pad2_ Net-_U24-Pad3_ d_nor +U31 Net-_U24-Pad3_ Net-_U24-Pad3_ Net-_U31-Pad3_ d_nor +U37 Net-_U31-Pad3_ Net-_U37-Pad2_ Net-_U37-Pad3_ d_nor +U25 Net-_U19-Pad3_ Net-_U20-Pad3_ Net-_U25-Pad3_ d_nor +U32 Net-_U25-Pad3_ Net-_U25-Pad3_ Net-_U32-Pad3_ d_nor +U38 Net-_U32-Pad3_ Net-_U38-Pad2_ Net-_U38-Pad3_ d_nor +U33 Net-_U33-Pad1_ Net-_U33-Pad2_ Net-_U1-Pad5_ d_nand +U39 Net-_U35-Pad3_ Net-_U1-Pad8_ d_inverter +U40 Net-_U36-Pad3_ Net-_U1-Pad9_ d_inverter +U34 Net-_U27-Pad3_ Net-_U1-Pad10_ d_inverter +U41 Net-_U37-Pad3_ Net-_U1-Pad11_ d_inverter +U8 Net-_U26-Pad3_ Net-_U1-Pad12_ d_inverter +U42 Net-_U38-Pad3_ Net-_U1-Pad13_ d_inverter +U7 Net-_U28-Pad3_ Net-_U1-Pad14_ d_inverter + +.end diff --git a/library/SubcircuitLibrary/DM7447A/7447.cir.out b/library/SubcircuitLibrary/DM7447A/7447.cir.out new file mode 100644 index 00000000..2090985a --- /dev/null +++ b/library/SubcircuitLibrary/DM7447A/7447.cir.out @@ -0,0 +1,189 @@ +* c:\fossee\esim\library\subcircuitlibrary\7447\7447.cir + +.include 4_and.sub +.include 3_and.sub +* u3 net-_u1-pad1_ net-_u1-pad6_ net-_u10-pad1_ d_nand +* u4 net-_u1-pad2_ net-_u1-pad6_ net-_u11-pad1_ d_nand +* u5 net-_u1-pad3_ net-_u1-pad6_ net-_u12-pad1_ d_nand +* u2 net-_u1-pad4_ net-_u13-pad1_ d_inverter +* u6 net-_u1-pad7_ net-_u6-pad2_ d_inverter +x1 net-_u1-pad6_ net-_u6-pad2_ net-_u11-pad1_ net-_u12-pad1_ net-_u33-pad1_ 4_and +* u9 net-_u13-pad1_ net-_u10-pad1_ net-_u33-pad2_ d_and +* u10 net-_u10-pad1_ net-_u1-pad5_ net-_u10-pad3_ d_nand +* u11 net-_u11-pad1_ net-_u1-pad5_ net-_u11-pad3_ d_nand +* u12 net-_u12-pad1_ net-_u1-pad5_ net-_u12-pad3_ d_nand +* u13 net-_u13-pad1_ net-_u1-pad5_ net-_u13-pad3_ d_nand +* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ port +* u14 net-_u11-pad3_ net-_u13-pad3_ net-_u14-pad3_ d_and +* u15 net-_u10-pad1_ net-_u12-pad3_ net-_u15-pad3_ d_and +x10 net-_u10-pad3_ net-_u11-pad1_ net-_u12-pad1_ net-_u13-pad1_ ? 4_and +* u16 net-_u11-pad3_ net-_u13-pad3_ net-_u16-pad3_ d_and +x2 net-_u10-pad3_ net-_u11-pad1_ net-_u12-pad3_ net-_u23-pad2_ 3_and +x3 net-_u10-pad1_ net-_u11-pad3_ net-_u12-pad3_ net-_u36-pad2_ 3_and +* u17 net-_u12-pad3_ net-_u13-pad3_ net-_u17-pad3_ d_and +x4 net-_u10-pad1_ net-_u11-pad3_ net-_u12-pad1_ net-_u27-pad2_ 3_and +x5 net-_u10-pad3_ net-_u11-pad1_ net-_u12-pad1_ net-_u24-pad1_ 3_and +x6 net-_u10-pad1_ net-_u11-pad1_ net-_u12-pad3_ net-_u24-pad2_ 3_and +x7 net-_u10-pad3_ net-_u11-pad3_ net-_u12-pad3_ net-_u37-pad2_ 3_and +* u21 net-_u10-pad3_ net-_u21-pad2_ d_buffer +* u18 net-_u11-pad1_ net-_u12-pad3_ net-_u18-pad3_ d_and +* u19 net-_u10-pad3_ net-_u11-pad3_ net-_u19-pad3_ d_and +* u20 net-_u11-pad3_ net-_u12-pad1_ net-_u20-pad3_ d_and +x8 net-_u10-pad3_ net-_u12-pad1_ net-_u13-pad1_ net-_u38-pad2_ 3_and +x9 net-_u10-pad3_ net-_u11-pad3_ net-_u12-pad3_ net-_u28-pad1_ 3_and +x11 net-_u11-pad1_ net-_u12-pad1_ net-_u13-pad1_ net-_u1-pad6_ net-_u28-pad2_ 4_and +* u27 net-_u17-pad3_ net-_u27-pad2_ net-_u27-pad3_ d_nor +* u26 net-_u21-pad2_ net-_u18-pad3_ net-_u26-pad3_ d_nor +* u28 net-_u28-pad1_ net-_u28-pad2_ net-_u28-pad3_ d_nor +* u22 net-_u14-pad3_ net-_u15-pad3_ net-_u22-pad3_ d_nor +* u29 net-_u22-pad3_ net-_u22-pad3_ net-_u29-pad3_ d_nor +* u35 net-_u29-pad3_ ? net-_u35-pad3_ d_nor +* u23 net-_u16-pad3_ net-_u23-pad2_ net-_u23-pad3_ d_nor +* u30 net-_u23-pad3_ net-_u23-pad3_ net-_u30-pad3_ d_nor +* u36 net-_u30-pad3_ net-_u36-pad2_ net-_u36-pad3_ d_nor +* u24 net-_u24-pad1_ net-_u24-pad2_ net-_u24-pad3_ d_nor +* u31 net-_u24-pad3_ net-_u24-pad3_ net-_u31-pad3_ d_nor +* u37 net-_u31-pad3_ net-_u37-pad2_ net-_u37-pad3_ d_nor +* u25 net-_u19-pad3_ net-_u20-pad3_ net-_u25-pad3_ d_nor +* u32 net-_u25-pad3_ net-_u25-pad3_ net-_u32-pad3_ d_nor +* u38 net-_u32-pad3_ net-_u38-pad2_ net-_u38-pad3_ d_nor +* u33 net-_u33-pad1_ net-_u33-pad2_ net-_u1-pad5_ d_nand +* u39 net-_u35-pad3_ net-_u1-pad8_ d_inverter +* u40 net-_u36-pad3_ net-_u1-pad9_ d_inverter +* u34 net-_u27-pad3_ net-_u1-pad10_ d_inverter +* u41 net-_u37-pad3_ net-_u1-pad11_ d_inverter +* u8 net-_u26-pad3_ net-_u1-pad12_ d_inverter +* u42 net-_u38-pad3_ net-_u1-pad13_ d_inverter +* u7 net-_u28-pad3_ net-_u1-pad14_ d_inverter +a1 [net-_u1-pad1_ net-_u1-pad6_ ] net-_u10-pad1_ u3 +a2 [net-_u1-pad2_ net-_u1-pad6_ ] net-_u11-pad1_ u4 +a3 [net-_u1-pad3_ net-_u1-pad6_ ] net-_u12-pad1_ u5 +a4 net-_u1-pad4_ net-_u13-pad1_ u2 +a5 net-_u1-pad7_ net-_u6-pad2_ u6 +a6 [net-_u13-pad1_ net-_u10-pad1_ ] net-_u33-pad2_ u9 +a7 [net-_u10-pad1_ net-_u1-pad5_ ] net-_u10-pad3_ u10 +a8 [net-_u11-pad1_ net-_u1-pad5_ ] net-_u11-pad3_ u11 +a9 [net-_u12-pad1_ net-_u1-pad5_ ] net-_u12-pad3_ u12 +a10 [net-_u13-pad1_ net-_u1-pad5_ ] net-_u13-pad3_ u13 +a11 [net-_u11-pad3_ net-_u13-pad3_ ] net-_u14-pad3_ u14 +a12 [net-_u10-pad1_ net-_u12-pad3_ ] net-_u15-pad3_ u15 +a13 [net-_u11-pad3_ net-_u13-pad3_ ] net-_u16-pad3_ u16 +a14 [net-_u12-pad3_ net-_u13-pad3_ ] net-_u17-pad3_ u17 +a15 net-_u10-pad3_ net-_u21-pad2_ u21 +a16 [net-_u11-pad1_ net-_u12-pad3_ ] net-_u18-pad3_ u18 +a17 [net-_u10-pad3_ net-_u11-pad3_ ] net-_u19-pad3_ u19 +a18 [net-_u11-pad3_ net-_u12-pad1_ ] net-_u20-pad3_ u20 +a19 [net-_u17-pad3_ net-_u27-pad2_ ] net-_u27-pad3_ u27 +a20 [net-_u21-pad2_ net-_u18-pad3_ ] net-_u26-pad3_ u26 +a21 [net-_u28-pad1_ net-_u28-pad2_ ] net-_u28-pad3_ u28 +a22 [net-_u14-pad3_ net-_u15-pad3_ ] net-_u22-pad3_ u22 +a23 [net-_u22-pad3_ net-_u22-pad3_ ] net-_u29-pad3_ u29 +a24 [net-_u29-pad3_ ? ] net-_u35-pad3_ u35 +a25 [net-_u16-pad3_ net-_u23-pad2_ ] net-_u23-pad3_ u23 +a26 [net-_u23-pad3_ net-_u23-pad3_ ] net-_u30-pad3_ u30 +a27 [net-_u30-pad3_ net-_u36-pad2_ ] net-_u36-pad3_ u36 +a28 [net-_u24-pad1_ net-_u24-pad2_ ] net-_u24-pad3_ u24 +a29 [net-_u24-pad3_ net-_u24-pad3_ ] net-_u31-pad3_ u31 +a30 [net-_u31-pad3_ net-_u37-pad2_ ] net-_u37-pad3_ u37 +a31 [net-_u19-pad3_ net-_u20-pad3_ ] net-_u25-pad3_ u25 +a32 [net-_u25-pad3_ net-_u25-pad3_ ] net-_u32-pad3_ u32 +a33 [net-_u32-pad3_ net-_u38-pad2_ ] net-_u38-pad3_ u38 +a34 [net-_u33-pad1_ net-_u33-pad2_ ] net-_u1-pad5_ u33 +a35 net-_u35-pad3_ net-_u1-pad8_ u39 +a36 net-_u36-pad3_ net-_u1-pad9_ u40 +a37 net-_u27-pad3_ net-_u1-pad10_ u34 +a38 net-_u37-pad3_ net-_u1-pad11_ u41 +a39 net-_u26-pad3_ net-_u1-pad12_ u8 +a40 net-_u38-pad3_ net-_u1-pad13_ u42 +a41 net-_u28-pad3_ net-_u1-pad14_ u7 +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u3 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u4 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u5 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u9 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u10 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u11 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u12 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u13 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u14 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u15 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u16 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u17 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_buffer, NgSpice Name: d_buffer +.model u21 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u18 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u19 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u20 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u27 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u26 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u28 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u22 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u29 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u35 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u23 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u30 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u36 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u24 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u31 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u37 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u25 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u32 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u38 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u33 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u39 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u40 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u34 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u41 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u42 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/DM7447A/7447.pro b/library/SubcircuitLibrary/DM7447A/7447.pro new file mode 100644 index 00000000..51d5ef29 --- /dev/null +++ b/library/SubcircuitLibrary/DM7447A/7447.pro @@ -0,0 +1,83 @@ +update=05/06/25 21:02:42 +version=1 +last_client=eeschema +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts +[schematic_editor] +version=1 +PageLayoutDescrFile= +PlotDirectoryName= +SubpartIdSeparator=0 +SubpartFirstId=65 +NetFmtName= +SpiceForceRefPrefix=0 +SpiceUseNetNumbers=0 +LabSize=60 diff --git a/library/SubcircuitLibrary/DM7447A/7447.sch b/library/SubcircuitLibrary/DM7447A/7447.sch new file mode 100644 index 00000000..010bba39 --- /dev/null +++ b/library/SubcircuitLibrary/DM7447A/7447.sch @@ -0,0 +1,1224 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:7447-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L d_nand U3 +U 1 1 680723FC +P 1550 1450 +F 0 "U3" H 1550 1450 60 0000 C CNN +F 1 "d_nand" H 1600 1550 60 0000 C CNN +F 2 "" H 1550 1450 60 0000 C CNN +F 3 "" H 1550 1450 60 0000 C CNN + 1 1550 1450 + 1 0 0 -1 +$EndComp +$Comp +L d_nand U4 +U 1 1 6807242F +P 1550 2450 +F 0 "U4" H 1550 2450 60 0000 C CNN +F 1 "d_nand" H 1600 2550 60 0000 C CNN +F 2 "" H 1550 2450 60 0000 C CNN +F 3 "" H 1550 2450 60 0000 C CNN + 1 1550 2450 + 1 0 0 -1 +$EndComp +$Comp +L d_nand U5 +U 1 1 68072448 +P 1650 3350 +F 0 "U5" H 1650 3350 60 0000 C CNN +F 1 "d_nand" H 1700 3450 60 0000 C CNN +F 2 "" H 1650 3350 60 0000 C CNN +F 3 "" H 1650 3350 60 0000 C CNN + 1 1650 3350 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U2 +U 1 1 68072469 +P 1500 4200 +F 0 "U2" H 1500 4100 60 0000 C CNN +F 1 "d_inverter" H 1500 4350 60 0000 C CNN +F 2 "" H 1550 4150 60 0000 C CNN +F 3 "" H 1550 4150 60 0000 C CNN + 1 1500 4200 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U6 +U 1 1 6807248E +P 1850 7600 +F 0 "U6" H 1850 7500 60 0000 C CNN +F 1 "d_inverter" H 1850 7750 60 0000 C CNN +F 2 "" H 1900 7550 60 0000 C CNN +F 3 "" H 1900 7550 60 0000 C CNN + 1 1850 7600 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X1 +U 1 1 68072548 +P 2200 6900 +F 0 "X1" H 2250 6850 60 0000 C CNN +F 1 "4_and" H 2300 7000 60 0000 C CNN +F 2 "" H 2200 6900 60 0000 C CNN +F 3 "" H 2200 6900 60 0000 C CNN + 1 2200 6900 + 0 -1 -1 0 +$EndComp +$Comp +L d_and U9 +U 1 1 680725A5 +P 2650 6850 +F 0 "U9" H 2650 6850 60 0000 C CNN +F 1 "d_and" H 2700 6950 60 0000 C CNN +F 2 "" H 2650 6850 60 0000 C CNN +F 3 "" H 2650 6850 60 0000 C CNN + 1 2650 6850 + 0 -1 -1 0 +$EndComp +$Comp +L d_nand U10 +U 1 1 68072846 +P 3100 1900 +F 0 "U10" H 3100 1900 60 0000 C CNN +F 1 "d_nand" H 3150 2000 60 0000 C CNN +F 2 "" H 3100 1900 60 0000 C CNN +F 3 "" H 3100 1900 60 0000 C CNN + 1 3100 1900 + 1 0 0 -1 +$EndComp +$Comp +L d_nand U11 +U 1 1 6807288D +P 3100 2950 +F 0 "U11" H 3100 2950 60 0000 C CNN +F 1 "d_nand" H 3150 3050 60 0000 C CNN +F 2 "" H 3100 2950 60 0000 C CNN +F 3 "" H 3100 2950 60 0000 C CNN + 1 3100 2950 + 1 0 0 -1 +$EndComp +$Comp +L d_nand U12 +U 1 1 680728CC +P 3100 3900 +F 0 "U12" H 3100 3900 60 0000 C CNN +F 1 "d_nand" H 3150 4000 60 0000 C CNN +F 2 "" H 3100 3900 60 0000 C CNN +F 3 "" H 3100 3900 60 0000 C CNN + 1 3100 3900 + 1 0 0 -1 +$EndComp +$Comp +L d_nand U13 +U 1 1 680729B3 +P 3100 4400 +F 0 "U13" H 3100 4400 60 0000 C CNN +F 1 "d_nand" H 3150 4500 60 0000 C CNN +F 2 "" H 3100 4400 60 0000 C CNN +F 3 "" H 3100 4400 60 0000 C CNN + 1 3100 4400 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 1 1 68072AB2 +P 700 1300 +F 0 "U1" H 750 1400 30 0000 C CNN +F 1 "PORT" H 700 1300 30 0000 C CNN +F 2 "" H 700 1300 60 0000 C CNN +F 3 "" H 700 1300 60 0000 C CNN + 1 700 1300 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 68072AEF +P 700 2300 +F 0 "U1" H 750 2400 30 0000 C CNN +F 1 "PORT" H 700 2300 30 0000 C CNN +F 2 "" H 700 2300 60 0000 C CNN +F 3 "" H 700 2300 60 0000 C CNN + 2 700 2300 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 68072B26 +P 700 3200 +F 0 "U1" H 750 3300 30 0000 C CNN +F 1 "PORT" H 700 3200 30 0000 C CNN +F 2 "" H 700 3200 60 0000 C CNN +F 3 "" H 700 3200 60 0000 C CNN + 3 700 3200 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 68072B65 +P 750 4200 +F 0 "U1" H 800 4300 30 0000 C CNN +F 1 "PORT" H 750 4200 30 0000 C CNN +F 2 "" H 750 4200 60 0000 C CNN +F 3 "" H 750 4200 60 0000 C CNN + 4 750 4200 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 5 1 68072B9E +P 750 4750 +F 0 "U1" H 800 4850 30 0000 C CNN +F 1 "PORT" H 750 4750 30 0000 C CNN +F 2 "" H 750 4750 60 0000 C CNN +F 3 "" H 750 4750 60 0000 C CNN + 5 750 4750 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 6 1 68072C7D +P 750 7000 +F 0 "U1" H 800 7100 30 0000 C CNN +F 1 "PORT" H 750 7000 30 0000 C CNN +F 2 "" H 750 7000 60 0000 C CNN +F 3 "" H 750 7000 60 0000 C CNN + 6 750 7000 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 7 1 68072D0E +P 750 7550 +F 0 "U1" H 800 7650 30 0000 C CNN +F 1 "PORT" H 750 7550 30 0000 C CNN +F 2 "" H 750 7550 60 0000 C CNN +F 3 "" H 750 7550 60 0000 C CNN + 7 750 7550 + 1 0 0 -1 +$EndComp +$Comp +L d_and U14 +U 1 1 68072ECF +P 6000 850 +F 0 "U14" H 6000 850 60 0000 C CNN +F 1 "d_and" H 6050 950 60 0000 C CNN +F 2 "" H 6000 850 60 0000 C CNN +F 3 "" H 6000 850 60 0000 C CNN + 1 6000 850 + 1 0 0 -1 +$EndComp +$Comp +L d_and U15 +U 1 1 68072F20 +P 6000 1200 +F 0 "U15" H 6000 1200 60 0000 C CNN +F 1 "d_and" H 6050 1300 60 0000 C CNN +F 2 "" H 6000 1200 60 0000 C CNN +F 3 "" H 6000 1200 60 0000 C CNN + 1 6000 1200 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X10 +U 1 1 68072F61 +P 5950 1550 +F 0 "X10" H 6000 1500 60 0000 C CNN +F 1 "4_and" H 6050 1650 60 0000 C CNN +F 2 "" H 5950 1550 60 0000 C CNN +F 3 "" H 5950 1550 60 0000 C CNN + 1 5950 1550 + 1 0 0 -1 +$EndComp +$Comp +L d_and U16 +U 1 1 68072FE7 +P 6000 2000 +F 0 "U16" H 6000 2000 60 0000 C CNN +F 1 "d_and" H 6050 2100 60 0000 C CNN +F 2 "" H 6000 2000 60 0000 C CNN +F 3 "" H 6000 2000 60 0000 C CNN + 1 6000 2000 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X2 +U 1 1 68073046 +P 5900 2350 +F 0 "X2" H 6000 2300 60 0000 C CNN +F 1 "3_and" H 6050 2500 60 0000 C CNN +F 2 "" H 5900 2350 60 0000 C CNN +F 3 "" H 5900 2350 60 0000 C CNN + 1 5900 2350 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X3 +U 1 1 68073109 +P 5900 2700 +F 0 "X3" H 6000 2650 60 0000 C CNN +F 1 "3_and" H 6050 2850 60 0000 C CNN +F 2 "" H 5900 2700 60 0000 C CNN +F 3 "" H 5900 2700 60 0000 C CNN + 1 5900 2700 + 1 0 0 -1 +$EndComp +$Comp +L d_and U17 +U 1 1 68073276 +P 6000 3050 +F 0 "U17" H 6000 3050 60 0000 C CNN +F 1 "d_and" H 6050 3150 60 0000 C CNN +F 2 "" H 6000 3050 60 0000 C CNN +F 3 "" H 6000 3050 60 0000 C CNN + 1 6000 3050 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X4 +U 1 1 680732D1 +P 5900 3350 +F 0 "X4" H 6000 3300 60 0000 C CNN +F 1 "3_and" H 6050 3500 60 0000 C CNN +F 2 "" H 5900 3350 60 0000 C CNN +F 3 "" H 5900 3350 60 0000 C CNN + 1 5900 3350 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X5 +U 1 1 68073324 +P 5900 3700 +F 0 "X5" H 6000 3650 60 0000 C CNN +F 1 "3_and" H 6050 3850 60 0000 C CNN +F 2 "" H 5900 3700 60 0000 C CNN +F 3 "" H 5900 3700 60 0000 C CNN + 1 5900 3700 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X6 +U 1 1 6807337B +P 5900 4050 +F 0 "X6" H 6000 4000 60 0000 C CNN +F 1 "3_and" H 6050 4200 60 0000 C CNN +F 2 "" H 5900 4050 60 0000 C CNN +F 3 "" H 5900 4050 60 0000 C CNN + 1 5900 4050 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X7 +U 1 1 680733D8 +P 5900 4400 +F 0 "X7" H 6000 4350 60 0000 C CNN +F 1 "3_and" H 6050 4550 60 0000 C CNN +F 2 "" H 5900 4400 60 0000 C CNN +F 3 "" H 5900 4400 60 0000 C CNN + 1 5900 4400 + 1 0 0 -1 +$EndComp +$Comp +L d_buffer U21 +U 1 1 68073437 +P 6050 4800 +F 0 "U21" H 6050 4750 60 0000 C CNN +F 1 "d_buffer" H 6050 4850 60 0000 C CNN +F 2 "" H 6050 4800 60 0000 C CNN +F 3 "" H 6050 4800 60 0000 C CNN + 1 6050 4800 + 1 0 0 -1 +$EndComp +$Comp +L d_and U18 +U 1 1 68073568 +P 6000 5250 +F 0 "U18" H 6000 5250 60 0000 C CNN +F 1 "d_and" H 6050 5350 60 0000 C CNN +F 2 "" H 6000 5250 60 0000 C CNN +F 3 "" H 6000 5250 60 0000 C CNN + 1 6000 5250 + 1 0 0 -1 +$EndComp +$Comp +L d_and U19 +U 1 1 680735CF +P 6000 5500 +F 0 "U19" H 6000 5500 60 0000 C CNN +F 1 "d_and" H 6050 5600 60 0000 C CNN +F 2 "" H 6000 5500 60 0000 C CNN +F 3 "" H 6000 5500 60 0000 C CNN + 1 6000 5500 + 1 0 0 -1 +$EndComp +$Comp +L d_and U20 +U 1 1 68073632 +P 6000 5750 +F 0 "U20" H 6000 5750 60 0000 C CNN +F 1 "d_and" H 6050 5850 60 0000 C CNN +F 2 "" H 6000 5750 60 0000 C CNN +F 3 "" H 6000 5750 60 0000 C CNN + 1 6000 5750 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X8 +U 1 1 6807370E +P 5900 6100 +F 0 "X8" H 6000 6050 60 0000 C CNN +F 1 "3_and" H 6050 6250 60 0000 C CNN +F 2 "" H 5900 6100 60 0000 C CNN +F 3 "" H 5900 6100 60 0000 C CNN + 1 5900 6100 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X9 +U 1 1 68073773 +P 5900 6450 +F 0 "X9" H 6000 6400 60 0000 C CNN +F 1 "3_and" H 6050 6600 60 0000 C CNN +F 2 "" H 5900 6450 60 0000 C CNN +F 3 "" H 5900 6450 60 0000 C CNN + 1 5900 6450 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X11 +U 1 1 680737DA +P 5950 6850 +F 0 "X11" H 6000 6800 60 0000 C CNN +F 1 "4_and" H 6050 6950 60 0000 C CNN +F 2 "" H 5950 6850 60 0000 C CNN +F 3 "" H 5950 6850 60 0000 C CNN + 1 5950 6850 + 1 0 0 -1 +$EndComp +Wire Wire Line + 950 1300 1100 1300 +Wire Wire Line + 1100 1300 1100 1350 +Wire Wire Line + 950 2300 1100 2300 +Wire Wire Line + 1100 2300 1100 2350 +Wire Wire Line + 1100 1450 1100 7800 +Wire Wire Line + 1100 7800 5550 7800 +Wire Wire Line + 5550 7800 5550 7000 +Wire Wire Line + 950 3200 1200 3200 +Wire Wire Line + 1200 3200 1200 3250 +Wire Wire Line + 1000 4200 1200 4200 +Connection ~ 1100 2450 +Connection ~ 1100 3350 +Wire Wire Line + 1200 3350 1100 3350 +Wire Wire Line + 2000 1400 3700 1400 +Wire Wire Line + 2650 1400 2650 1800 +Wire Wire Line + 2650 1900 2400 1900 +Wire Wire Line + 2000 2400 5350 2400 +Wire Wire Line + 2650 2400 2650 2850 +Wire Wire Line + 2650 2950 2400 2950 +Connection ~ 2400 2950 +Wire Wire Line + 2100 3300 3150 3300 +Wire Wire Line + 2600 3300 2600 3800 +Wire Wire Line + 2600 3800 2650 3800 +Wire Wire Line + 2650 3900 2400 3900 +Connection ~ 2400 3900 +Wire Wire Line + 1800 4200 5050 4200 +Wire Wire Line + 2650 4200 2650 4300 +Wire Wire Line + 2400 4400 2650 4400 +Connection ~ 2400 4400 +Wire Wire Line + 2350 6250 2200 6250 +Wire Wire Line + 2200 6250 2200 6400 +Wire Wire Line + 2450 6250 2600 6250 +Wire Wire Line + 2600 6250 2600 6400 +Wire Wire Line + 1000 4750 1850 4750 +Wire Wire Line + 1000 7550 1550 7550 +Wire Wire Line + 1550 7550 1550 7600 +Wire Wire Line + 2150 7600 2150 7300 +$Comp +L d_nor U27 +U 1 1 68075D1B +P 7850 3200 +F 0 "U27" H 7850 3200 60 0000 C CNN +F 1 "d_nor" H 7900 3300 60 0000 C CNN +F 2 "" H 7850 3200 60 0000 C CNN +F 3 "" H 7850 3200 60 0000 C CNN + 1 7850 3200 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U26 +U 1 1 68075ED6 +P 7800 5100 +F 0 "U26" H 7800 5100 60 0000 C CNN +F 1 "d_nor" H 7850 5200 60 0000 C CNN +F 2 "" H 7800 5100 60 0000 C CNN +F 3 "" H 7800 5100 60 0000 C CNN + 1 7800 5100 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U28 +U 1 1 68076083 +P 7900 6750 +F 0 "U28" H 7900 6750 60 0000 C CNN +F 1 "d_nor" H 7950 6850 60 0000 C CNN +F 2 "" H 7900 6750 60 0000 C CNN +F 3 "" H 7900 6750 60 0000 C CNN + 1 7900 6750 + 1 0 0 -1 +$EndComp +Wire Wire Line + 3700 1100 3700 7300 +Wire Wire Line + 3700 1100 5550 1100 +Connection ~ 2650 1400 +Wire Wire Line + 3550 1850 3850 1850 +Wire Wire Line + 3850 1400 3850 6300 +Wire Wire Line + 3850 1400 5550 1400 +Wire Wire Line + 5350 2400 5350 2300 +Wire Wire Line + 5350 2300 5550 2300 +Connection ~ 2650 2400 +Wire Wire Line + 4700 2900 3550 2900 +Wire Wire Line + 4700 750 4700 6400 +Wire Wire Line + 4700 2650 5550 2650 +Wire Wire Line + 3150 3400 5550 3400 +Wire Wire Line + 3150 3300 3150 3400 +Connection ~ 2600 3300 +Wire Wire Line + 4000 4450 5550 4450 +Wire Wire Line + 4000 4450 4000 3850 +Wire Wire Line + 4000 3850 3550 3850 +Wire Wire Line + 5050 6900 5550 6900 +Wire Wire Line + 5050 1700 5050 7450 +Connection ~ 2650 4200 +Wire Wire Line + 3550 4350 3550 3050 +Wire Wire Line + 3550 3050 5550 3050 +Wire Wire Line + 3700 2550 5550 2550 +Connection ~ 3700 1400 +Wire Wire Line + 3700 3200 5550 3200 +Connection ~ 3700 2550 +Wire Wire Line + 3700 3900 5550 3900 +Connection ~ 3700 3200 +Wire Wire Line + 3700 7300 2650 7300 +Connection ~ 3700 3900 +Wire Wire Line + 3850 2200 5550 2200 +Connection ~ 3850 1850 +Wire Wire Line + 3850 3550 5550 3550 +Connection ~ 3850 2200 +Wire Wire Line + 3850 4250 5550 4250 +Connection ~ 3850 3550 +Wire Wire Line + 3850 4800 5550 4800 +Connection ~ 3850 4250 +Wire Wire Line + 3850 5400 5550 5400 +Connection ~ 3850 4800 +Wire Wire Line + 3850 5950 5550 5950 +Connection ~ 3850 5400 +Wire Wire Line + 3850 6300 5550 6300 +Connection ~ 3850 5950 +Wire Wire Line + 4000 1500 4000 3800 +Wire Wire Line + 4000 1500 5550 1500 +Connection ~ 4000 2400 +Wire Wire Line + 4000 3650 5550 3650 +Wire Wire Line + 4000 3800 4150 3800 +Wire Wire Line + 4150 3800 4150 7650 +Wire Wire Line + 4150 4000 5550 4000 +Connection ~ 4000 3650 +Wire Wire Line + 4150 5150 5550 5150 +Connection ~ 4150 4000 +Wire Wire Line + 4150 6700 5550 6700 +Connection ~ 4150 5150 +Wire Wire Line + 5050 7450 2550 7450 +Wire Wire Line + 2550 7450 2550 7300 +Connection ~ 5050 6900 +Wire Wire Line + 4700 750 5550 750 +Connection ~ 4700 2650 +Wire Wire Line + 5550 1900 4700 1900 +Connection ~ 4700 1900 +Wire Wire Line + 4700 3300 5550 3300 +Connection ~ 4700 2900 +Wire Wire Line + 4700 4350 5550 4350 +Connection ~ 4700 3300 +Wire Wire Line + 4700 5500 5550 5500 +Connection ~ 4700 4350 +Wire Wire Line + 4700 5650 5550 5650 +Connection ~ 4700 5500 +Wire Wire Line + 4700 6400 5550 6400 +Connection ~ 4700 5650 +Wire Wire Line + 4350 1600 4350 7550 +Wire Wire Line + 4350 1600 5550 1600 +Connection ~ 4350 3400 +Wire Wire Line + 4350 3750 5550 3750 +Wire Wire Line + 4350 5750 5550 5750 +Connection ~ 4350 3750 +Wire Wire Line + 4350 6050 5550 6050 +Connection ~ 4350 5750 +Wire Wire Line + 4350 6800 5550 6800 +Connection ~ 4350 6050 +Wire Wire Line + 4350 7550 2350 7550 +Wire Wire Line + 2350 7550 2350 7300 +Connection ~ 4350 6800 +Wire Wire Line + 4500 1200 4500 6500 +Wire Wire Line + 4500 1200 5550 1200 +Connection ~ 4500 4450 +Wire Wire Line + 5550 2400 5400 2400 +Wire Wire Line + 5400 2400 5400 3000 +Wire Wire Line + 5400 3000 4500 3000 +Connection ~ 4500 3000 +Wire Wire Line + 5550 2750 5400 2750 +Connection ~ 5400 2750 +Wire Wire Line + 5550 2950 5400 2950 +Connection ~ 5400 2950 +Wire Wire Line + 5550 4100 4500 4100 +Connection ~ 4500 4100 +Wire Wire Line + 4500 5250 5550 5250 +Wire Wire Line + 4500 6500 5550 6500 +Connection ~ 4500 5250 +Wire Wire Line + 4200 850 4200 3050 +Wire Wire Line + 4200 850 5550 850 +Connection ~ 4200 3050 +Wire Wire Line + 5550 2000 4200 2000 +Wire Wire Line + 4200 2000 4200 1950 +Connection ~ 4200 1950 +Wire Wire Line + 4150 7650 2250 7650 +Wire Wire Line + 2250 7650 2250 7300 +Connection ~ 4150 6700 +Wire Wire Line + 5050 6150 5550 6150 +Connection ~ 5050 6150 +Wire Wire Line + 5550 1700 5050 1700 +Connection ~ 5050 4200 +$Comp +L d_nor U22 +U 1 1 6807B01F +P 7400 950 +F 0 "U22" H 7400 950 60 0000 C CNN +F 1 "d_nor" H 7450 1050 60 0000 C CNN +F 2 "" H 7400 950 60 0000 C CNN +F 3 "" H 7400 950 60 0000 C CNN + 1 7400 950 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U29 +U 1 1 6807B09C +P 8550 900 +F 0 "U29" H 8550 900 60 0000 C CNN +F 1 "d_nor" H 8600 1000 60 0000 C CNN +F 2 "" H 8550 900 60 0000 C CNN +F 3 "" H 8550 900 60 0000 C CNN + 1 8550 900 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U35 +U 1 1 6807B127 +P 9000 1450 +F 0 "U35" H 9000 1450 60 0000 C CNN +F 1 "d_nor" H 9050 1550 60 0000 C CNN +F 2 "" H 9000 1450 60 0000 C CNN +F 3 "" H 9000 1450 60 0000 C CNN + 1 9000 1450 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U23 +U 1 1 6807B65C +P 7400 2100 +F 0 "U23" H 7400 2100 60 0000 C CNN +F 1 "d_nor" H 7450 2200 60 0000 C CNN +F 2 "" H 7400 2100 60 0000 C CNN +F 3 "" H 7400 2100 60 0000 C CNN + 1 7400 2100 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U30 +U 1 1 6807B662 +P 8550 2050 +F 0 "U30" H 8550 2050 60 0000 C CNN +F 1 "d_nor" H 8600 2150 60 0000 C CNN +F 2 "" H 8550 2050 60 0000 C CNN +F 3 "" H 8550 2050 60 0000 C CNN + 1 8550 2050 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U36 +U 1 1 6807B668 +P 9000 2600 +F 0 "U36" H 9000 2600 60 0000 C CNN +F 1 "d_nor" H 9050 2700 60 0000 C CNN +F 2 "" H 9000 2600 60 0000 C CNN +F 3 "" H 9000 2600 60 0000 C CNN + 1 9000 2600 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U24 +U 1 1 6807B7A0 +P 7400 3800 +F 0 "U24" H 7400 3800 60 0000 C CNN +F 1 "d_nor" H 7450 3900 60 0000 C CNN +F 2 "" H 7400 3800 60 0000 C CNN +F 3 "" H 7400 3800 60 0000 C CNN + 1 7400 3800 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U31 +U 1 1 6807B7A6 +P 8550 3750 +F 0 "U31" H 8550 3750 60 0000 C CNN +F 1 "d_nor" H 8600 3850 60 0000 C CNN +F 2 "" H 8550 3750 60 0000 C CNN +F 3 "" H 8550 3750 60 0000 C CNN + 1 8550 3750 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U37 +U 1 1 6807B7AC +P 9000 4300 +F 0 "U37" H 9000 4300 60 0000 C CNN +F 1 "d_nor" H 9050 4400 60 0000 C CNN +F 2 "" H 9000 4300 60 0000 C CNN +F 3 "" H 9000 4300 60 0000 C CNN + 1 9000 4300 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U25 +U 1 1 6807BABC +P 7400 5650 +F 0 "U25" H 7400 5650 60 0000 C CNN +F 1 "d_nor" H 7450 5750 60 0000 C CNN +F 2 "" H 7400 5650 60 0000 C CNN +F 3 "" H 7400 5650 60 0000 C CNN + 1 7400 5650 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U32 +U 1 1 6807BAC2 +P 8550 5600 +F 0 "U32" H 8550 5600 60 0000 C CNN +F 1 "d_nor" H 8600 5700 60 0000 C CNN +F 2 "" H 8550 5600 60 0000 C CNN +F 3 "" H 8550 5600 60 0000 C CNN + 1 8550 5600 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U38 +U 1 1 6807BAC8 +P 9000 6150 +F 0 "U38" H 9000 6150 60 0000 C CNN +F 1 "d_nor" H 9050 6250 60 0000 C CNN +F 2 "" H 9000 6150 60 0000 C CNN +F 3 "" H 9000 6150 60 0000 C CNN + 1 9000 6150 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 8 1 6807C68E +P 10900 1400 +F 0 "U1" H 10950 1500 30 0000 C CNN +F 1 "PORT" H 10900 1400 30 0000 C CNN +F 2 "" H 10900 1400 60 0000 C CNN +F 3 "" H 10900 1400 60 0000 C CNN + 8 10900 1400 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 9 1 6807D315 +P 10900 2550 +F 0 "U1" H 10950 2650 30 0000 C CNN +F 1 "PORT" H 10900 2550 30 0000 C CNN +F 2 "" H 10900 2550 60 0000 C CNN +F 3 "" H 10900 2550 60 0000 C CNN + 9 10900 2550 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 10 1 6807D3B8 +P 10900 3150 +F 0 "U1" H 10950 3250 30 0000 C CNN +F 1 "PORT" H 10900 3150 30 0000 C CNN +F 2 "" H 10900 3150 60 0000 C CNN +F 3 "" H 10900 3150 60 0000 C CNN + 10 10900 3150 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 11 1 6807D457 +P 10900 4250 +F 0 "U1" H 10950 4350 30 0000 C CNN +F 1 "PORT" H 10900 4250 30 0000 C CNN +F 2 "" H 10900 4250 60 0000 C CNN +F 3 "" H 10900 4250 60 0000 C CNN + 11 10900 4250 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 12 1 6807D4F4 +P 10900 5050 +F 0 "U1" H 10950 5150 30 0000 C CNN +F 1 "PORT" H 10900 5050 30 0000 C CNN +F 2 "" H 10900 5050 60 0000 C CNN +F 3 "" H 10900 5050 60 0000 C CNN + 12 10900 5050 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 13 1 6807D719 +P 10900 6100 +F 0 "U1" H 10950 6200 30 0000 C CNN +F 1 "PORT" H 10900 6100 30 0000 C CNN +F 2 "" H 10900 6100 60 0000 C CNN +F 3 "" H 10900 6100 60 0000 C CNN + 13 10900 6100 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 14 1 6807D7BA +P 10900 6700 +F 0 "U1" H 10950 6800 30 0000 C CNN +F 1 "PORT" H 10900 6700 30 0000 C CNN +F 2 "" H 10900 6700 60 0000 C CNN +F 3 "" H 10900 6700 60 0000 C CNN + 14 10900 6700 + -1 0 0 1 +$EndComp +Wire Wire Line + 6450 800 6950 800 +Wire Wire Line + 6950 800 6950 850 +Wire Wire Line + 6450 1150 6950 1150 +Wire Wire Line + 6950 1150 6950 950 +Wire Wire Line + 6450 1950 6950 1950 +Wire Wire Line + 7950 2050 7850 2050 +Wire Wire Line + 7950 1950 7950 2050 +Wire Wire Line + 7950 1950 8100 1950 +Wire Wire Line + 7950 2000 8100 2000 +Wire Wire Line + 8100 2000 8100 2050 +Connection ~ 7950 2000 +Wire Wire Line + 9000 2000 9000 2400 +Wire Wire Line + 9000 2400 8550 2400 +Wire Wire Line + 8550 2400 8550 2500 +Wire Wire Line + 6400 1550 8550 1550 +Wire Wire Line + 8550 1550 8550 1450 +Wire Wire Line + 7850 900 7850 800 +Wire Wire Line + 7850 800 8100 800 +Wire Wire Line + 7900 800 7900 900 +Wire Wire Line + 7900 900 8100 900 +Connection ~ 7900 800 +Wire Wire Line + 9000 850 9000 1150 +Wire Wire Line + 9000 1150 8550 1150 +Wire Wire Line + 8550 1150 8550 1350 +Wire Wire Line + 6400 2300 6950 2300 +Wire Wire Line + 6950 2300 6950 2100 +Wire Wire Line + 6950 1950 6950 2000 +Wire Wire Line + 6400 2650 8550 2650 +Wire Wire Line + 8550 2650 8550 2600 +Wire Wire Line + 6450 3000 7400 3000 +Wire Wire Line + 7400 3000 7400 3100 +Wire Wire Line + 6400 3300 7400 3300 +Wire Wire Line + 7400 3300 7400 3200 +Wire Wire Line + 6400 3650 6950 3650 +Wire Wire Line + 6950 3650 6950 3700 +Wire Wire Line + 6400 4000 6400 3800 +Wire Wire Line + 6400 3800 6950 3800 +Wire Wire Line + 6400 4350 8550 4350 +Wire Wire Line + 8550 4350 8550 4300 +Wire Wire Line + 7850 3750 7850 3650 +Wire Wire Line + 7850 3650 8100 3650 +Wire Wire Line + 7950 3650 7950 3750 +Wire Wire Line + 7950 3750 8100 3750 +Connection ~ 7950 3650 +Wire Wire Line + 9000 3700 9000 4100 +Wire Wire Line + 9000 4100 8550 4100 +Wire Wire Line + 8550 4100 8550 4200 +Wire Wire Line + 6700 4800 7350 4800 +Wire Wire Line + 7350 4800 7350 5000 +Wire Wire Line + 6450 5200 7350 5200 +Wire Wire Line + 7350 5200 7350 5100 +Wire Wire Line + 6400 6400 7450 6400 +Wire Wire Line + 7450 6400 7450 6650 +Wire Wire Line + 6450 6850 7450 6850 +Wire Wire Line + 7450 6850 7450 6750 +Wire Wire Line + 6450 5450 6950 5450 +Wire Wire Line + 6950 5450 6950 5550 +Wire Wire Line + 6450 5700 6950 5700 +Wire Wire Line + 6950 5700 6950 5650 +Wire Wire Line + 6400 6050 8300 6050 +Wire Wire Line + 8300 6050 8300 6150 +Wire Wire Line + 8300 6150 8550 6150 +Wire Wire Line + 9000 5550 9000 5850 +Wire Wire Line + 9000 5850 8550 5850 +Wire Wire Line + 8550 5850 8550 6050 +Wire Wire Line + 8100 5500 8000 5500 +Wire Wire Line + 8000 5500 8000 5600 +Wire Wire Line + 8000 5600 8100 5600 +Wire Wire Line + 7850 5600 7850 5550 +Wire Wire Line + 7850 5550 8000 5550 +Connection ~ 8000 5550 +Wire Wire Line + 2400 5300 1850 5300 +Connection ~ 2400 5300 +Wire Wire Line + 1850 5300 1850 4750 +Wire Wire Line + 2400 1900 2400 5350 +Wire Wire Line + 1000 7000 1750 7000 +$Comp +L d_nand U33 +U 1 1 6808DDE8 +P 2450 5800 +F 0 "U33" H 2450 5800 60 0000 C CNN +F 1 "d_nand" H 2500 5900 60 0000 C CNN +F 2 "" H 2450 5800 60 0000 C CNN +F 3 "" H 2450 5800 60 0000 C CNN + 1 2450 5800 + 0 -1 -1 0 +$EndComp +Wire Wire Line + 1750 6400 1750 7300 +Wire Wire Line + 1750 7300 2050 7300 +Wire Wire Line + 1750 6400 1100 6400 +Connection ~ 1100 6400 +Connection ~ 1750 7000 +$Comp +L d_inverter U39 +U 1 1 68161C40 +P 10050 1400 +F 0 "U39" H 10050 1300 60 0000 C CNN +F 1 "d_inverter" H 10050 1550 60 0000 C CNN +F 2 "" H 10100 1350 60 0000 C CNN +F 3 "" H 10100 1350 60 0000 C CNN + 1 10050 1400 + 1 0 0 -1 +$EndComp +Wire Wire Line + 9450 1400 9750 1400 +Wire Wire Line + 10350 1400 10650 1400 +$Comp +L d_inverter U40 +U 1 1 6816223F +P 10050 2550 +F 0 "U40" H 10050 2450 60 0000 C CNN +F 1 "d_inverter" H 10050 2700 60 0000 C CNN +F 2 "" H 10100 2500 60 0000 C CNN +F 3 "" H 10100 2500 60 0000 C CNN + 1 10050 2550 + 1 0 0 -1 +$EndComp +Wire Wire Line + 9450 2550 9750 2550 +Wire Wire Line + 10350 2550 10650 2550 +$Comp +L d_inverter U34 +U 1 1 6816284C +P 9800 3150 +F 0 "U34" H 9800 3050 60 0000 C CNN +F 1 "d_inverter" H 9800 3300 60 0000 C CNN +F 2 "" H 9850 3100 60 0000 C CNN +F 3 "" H 9850 3100 60 0000 C CNN + 1 9800 3150 + 1 0 0 -1 +$EndComp +Wire Wire Line + 8300 3150 9500 3150 +Wire Wire Line + 10100 3150 10650 3150 +$Comp +L d_inverter U41 +U 1 1 68162B94 +P 10050 4250 +F 0 "U41" H 10050 4150 60 0000 C CNN +F 1 "d_inverter" H 10050 4400 60 0000 C CNN +F 2 "" H 10100 4200 60 0000 C CNN +F 3 "" H 10100 4200 60 0000 C CNN + 1 10050 4250 + 1 0 0 -1 +$EndComp +Wire Wire Line + 9450 4250 9750 4250 +Wire Wire Line + 10350 4250 10650 4250 +$Comp +L d_inverter U8 +U 1 1 6816304F +P 9700 5050 +F 0 "U8" H 9700 4950 60 0000 C CNN +F 1 "d_inverter" H 9700 5200 60 0000 C CNN +F 2 "" H 9750 5000 60 0000 C CNN +F 3 "" H 9750 5000 60 0000 C CNN + 1 9700 5050 + 1 0 0 -1 +$EndComp +Wire Wire Line + 8250 5050 9400 5050 +Wire Wire Line + 10000 5050 10650 5050 +$Comp +L d_inverter U42 +U 1 1 68163399 +P 10100 6100 +F 0 "U42" H 10100 6000 60 0000 C CNN +F 1 "d_inverter" H 10100 6250 60 0000 C CNN +F 2 "" H 10150 6050 60 0000 C CNN +F 3 "" H 10150 6050 60 0000 C CNN + 1 10100 6100 + 1 0 0 -1 +$EndComp +Wire Wire Line + 9450 6100 9800 6100 +Wire Wire Line + 10400 6100 10650 6100 +$Comp +L d_inverter U7 +U 1 1 681636FC +P 9650 6700 +F 0 "U7" H 9650 6600 60 0000 C CNN +F 1 "d_inverter" H 9650 6850 60 0000 C CNN +F 2 "" H 9700 6650 60 0000 C CNN +F 3 "" H 9700 6650 60 0000 C CNN + 1 9650 6700 + 1 0 0 -1 +$EndComp +Wire Wire Line + 8350 6700 9350 6700 +Wire Wire Line + 9950 6700 10650 6700 +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/DM7447A/7447.sub b/library/SubcircuitLibrary/DM7447A/7447.sub new file mode 100644 index 00000000..8ca0b8b1 --- /dev/null +++ b/library/SubcircuitLibrary/DM7447A/7447.sub @@ -0,0 +1,183 @@ +* Subcircuit 7447 +.subckt 7447 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ +* c:\fossee\esim\library\subcircuitlibrary\7447\7447.cir +.include 4_and.sub +.include 3_and.sub +* u3 net-_u1-pad1_ net-_u1-pad6_ net-_u10-pad1_ d_nand +* u4 net-_u1-pad2_ net-_u1-pad6_ net-_u11-pad1_ d_nand +* u5 net-_u1-pad3_ net-_u1-pad6_ net-_u12-pad1_ d_nand +* u2 net-_u1-pad4_ net-_u13-pad1_ d_inverter +* u6 net-_u1-pad7_ net-_u6-pad2_ d_inverter +x1 net-_u1-pad6_ net-_u6-pad2_ net-_u11-pad1_ net-_u12-pad1_ net-_u33-pad1_ 4_and +* u9 net-_u13-pad1_ net-_u10-pad1_ net-_u33-pad2_ d_and +* u10 net-_u10-pad1_ net-_u1-pad5_ net-_u10-pad3_ d_nand +* u11 net-_u11-pad1_ net-_u1-pad5_ net-_u11-pad3_ d_nand +* u12 net-_u12-pad1_ net-_u1-pad5_ net-_u12-pad3_ d_nand +* u13 net-_u13-pad1_ net-_u1-pad5_ net-_u13-pad3_ d_nand +* u14 net-_u11-pad3_ net-_u13-pad3_ net-_u14-pad3_ d_and +* u15 net-_u10-pad1_ net-_u12-pad3_ net-_u15-pad3_ d_and +x10 net-_u10-pad3_ net-_u11-pad1_ net-_u12-pad1_ net-_u13-pad1_ ? 4_and +* u16 net-_u11-pad3_ net-_u13-pad3_ net-_u16-pad3_ d_and +x2 net-_u10-pad3_ net-_u11-pad1_ net-_u12-pad3_ net-_u23-pad2_ 3_and +x3 net-_u10-pad1_ net-_u11-pad3_ net-_u12-pad3_ net-_u36-pad2_ 3_and +* u17 net-_u12-pad3_ net-_u13-pad3_ net-_u17-pad3_ d_and +x4 net-_u10-pad1_ net-_u11-pad3_ net-_u12-pad1_ net-_u27-pad2_ 3_and +x5 net-_u10-pad3_ net-_u11-pad1_ net-_u12-pad1_ net-_u24-pad1_ 3_and +x6 net-_u10-pad1_ net-_u11-pad1_ net-_u12-pad3_ net-_u24-pad2_ 3_and +x7 net-_u10-pad3_ net-_u11-pad3_ net-_u12-pad3_ net-_u37-pad2_ 3_and +* u21 net-_u10-pad3_ net-_u21-pad2_ d_buffer +* u18 net-_u11-pad1_ net-_u12-pad3_ net-_u18-pad3_ d_and +* u19 net-_u10-pad3_ net-_u11-pad3_ net-_u19-pad3_ d_and +* u20 net-_u11-pad3_ net-_u12-pad1_ net-_u20-pad3_ d_and +x8 net-_u10-pad3_ net-_u12-pad1_ net-_u13-pad1_ net-_u38-pad2_ 3_and +x9 net-_u10-pad3_ net-_u11-pad3_ net-_u12-pad3_ net-_u28-pad1_ 3_and +x11 net-_u11-pad1_ net-_u12-pad1_ net-_u13-pad1_ net-_u1-pad6_ net-_u28-pad2_ 4_and +* u27 net-_u17-pad3_ net-_u27-pad2_ net-_u27-pad3_ d_nor +* u26 net-_u21-pad2_ net-_u18-pad3_ net-_u26-pad3_ d_nor +* u28 net-_u28-pad1_ net-_u28-pad2_ net-_u28-pad3_ d_nor +* u22 net-_u14-pad3_ net-_u15-pad3_ net-_u22-pad3_ d_nor +* u29 net-_u22-pad3_ net-_u22-pad3_ net-_u29-pad3_ d_nor +* u35 net-_u29-pad3_ ? net-_u35-pad3_ d_nor +* u23 net-_u16-pad3_ net-_u23-pad2_ net-_u23-pad3_ d_nor +* u30 net-_u23-pad3_ net-_u23-pad3_ net-_u30-pad3_ d_nor +* u36 net-_u30-pad3_ net-_u36-pad2_ net-_u36-pad3_ d_nor +* u24 net-_u24-pad1_ net-_u24-pad2_ net-_u24-pad3_ d_nor +* u31 net-_u24-pad3_ net-_u24-pad3_ net-_u31-pad3_ d_nor +* u37 net-_u31-pad3_ net-_u37-pad2_ net-_u37-pad3_ d_nor +* u25 net-_u19-pad3_ net-_u20-pad3_ net-_u25-pad3_ d_nor +* u32 net-_u25-pad3_ net-_u25-pad3_ net-_u32-pad3_ d_nor +* u38 net-_u32-pad3_ net-_u38-pad2_ net-_u38-pad3_ d_nor +* u33 net-_u33-pad1_ net-_u33-pad2_ net-_u1-pad5_ d_nand +* u39 net-_u35-pad3_ net-_u1-pad8_ d_inverter +* u40 net-_u36-pad3_ net-_u1-pad9_ d_inverter +* u34 net-_u27-pad3_ net-_u1-pad10_ d_inverter +* u41 net-_u37-pad3_ net-_u1-pad11_ d_inverter +* u8 net-_u26-pad3_ net-_u1-pad12_ d_inverter +* u42 net-_u38-pad3_ net-_u1-pad13_ d_inverter +* u7 net-_u28-pad3_ net-_u1-pad14_ d_inverter +a1 [net-_u1-pad1_ net-_u1-pad6_ ] net-_u10-pad1_ u3 +a2 [net-_u1-pad2_ net-_u1-pad6_ ] net-_u11-pad1_ u4 +a3 [net-_u1-pad3_ net-_u1-pad6_ ] net-_u12-pad1_ u5 +a4 net-_u1-pad4_ net-_u13-pad1_ u2 +a5 net-_u1-pad7_ net-_u6-pad2_ u6 +a6 [net-_u13-pad1_ net-_u10-pad1_ ] net-_u33-pad2_ u9 +a7 [net-_u10-pad1_ net-_u1-pad5_ ] net-_u10-pad3_ u10 +a8 [net-_u11-pad1_ net-_u1-pad5_ ] net-_u11-pad3_ u11 +a9 [net-_u12-pad1_ net-_u1-pad5_ ] net-_u12-pad3_ u12 +a10 [net-_u13-pad1_ net-_u1-pad5_ ] net-_u13-pad3_ u13 +a11 [net-_u11-pad3_ net-_u13-pad3_ ] net-_u14-pad3_ u14 +a12 [net-_u10-pad1_ net-_u12-pad3_ ] net-_u15-pad3_ u15 +a13 [net-_u11-pad3_ net-_u13-pad3_ ] net-_u16-pad3_ u16 +a14 [net-_u12-pad3_ net-_u13-pad3_ ] net-_u17-pad3_ u17 +a15 net-_u10-pad3_ net-_u21-pad2_ u21 +a16 [net-_u11-pad1_ net-_u12-pad3_ ] net-_u18-pad3_ u18 +a17 [net-_u10-pad3_ net-_u11-pad3_ ] net-_u19-pad3_ u19 +a18 [net-_u11-pad3_ net-_u12-pad1_ ] net-_u20-pad3_ u20 +a19 [net-_u17-pad3_ net-_u27-pad2_ ] net-_u27-pad3_ u27 +a20 [net-_u21-pad2_ net-_u18-pad3_ ] net-_u26-pad3_ u26 +a21 [net-_u28-pad1_ net-_u28-pad2_ ] net-_u28-pad3_ u28 +a22 [net-_u14-pad3_ net-_u15-pad3_ ] net-_u22-pad3_ u22 +a23 [net-_u22-pad3_ net-_u22-pad3_ ] net-_u29-pad3_ u29 +a24 [net-_u29-pad3_ ? ] net-_u35-pad3_ u35 +a25 [net-_u16-pad3_ net-_u23-pad2_ ] net-_u23-pad3_ u23 +a26 [net-_u23-pad3_ net-_u23-pad3_ ] net-_u30-pad3_ u30 +a27 [net-_u30-pad3_ net-_u36-pad2_ ] net-_u36-pad3_ u36 +a28 [net-_u24-pad1_ net-_u24-pad2_ ] net-_u24-pad3_ u24 +a29 [net-_u24-pad3_ net-_u24-pad3_ ] net-_u31-pad3_ u31 +a30 [net-_u31-pad3_ net-_u37-pad2_ ] net-_u37-pad3_ u37 +a31 [net-_u19-pad3_ net-_u20-pad3_ ] net-_u25-pad3_ u25 +a32 [net-_u25-pad3_ net-_u25-pad3_ ] net-_u32-pad3_ u32 +a33 [net-_u32-pad3_ net-_u38-pad2_ ] net-_u38-pad3_ u38 +a34 [net-_u33-pad1_ net-_u33-pad2_ ] net-_u1-pad5_ u33 +a35 net-_u35-pad3_ net-_u1-pad8_ u39 +a36 net-_u36-pad3_ net-_u1-pad9_ u40 +a37 net-_u27-pad3_ net-_u1-pad10_ u34 +a38 net-_u37-pad3_ net-_u1-pad11_ u41 +a39 net-_u26-pad3_ net-_u1-pad12_ u8 +a40 net-_u38-pad3_ net-_u1-pad13_ u42 +a41 net-_u28-pad3_ net-_u1-pad14_ u7 +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u3 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u4 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u5 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u9 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u10 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u11 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u12 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u13 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u14 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u15 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u16 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u17 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_buffer, NgSpice Name: d_buffer +.model u21 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u18 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u19 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u20 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u27 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u26 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u28 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u22 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u29 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u35 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u23 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u30 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u36 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u24 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u31 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u37 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u25 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u32 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u38 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u33 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u39 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u40 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u34 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u41 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u42 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Control Statements + +.ends 7447
\ No newline at end of file diff --git a/library/SubcircuitLibrary/DM7447A/7447_Previous_Values.xml b/library/SubcircuitLibrary/DM7447A/7447_Previous_Values.xml new file mode 100644 index 00000000..6a315fdb --- /dev/null +++ b/library/SubcircuitLibrary/DM7447A/7447_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model><u3 name="type">d_nand<field1 name="Enter Rise Delay (default=1.0e-9)" /><field2 name="Enter Fall Delay (default=1.0e-9)" /><field3 name="Enter Input Load (default=1.0e-12)" /></u3><u4 name="type">d_nand<field4 name="Enter Rise Delay (default=1.0e-9)" /><field5 name="Enter Fall Delay (default=1.0e-9)" /><field6 name="Enter Input Load (default=1.0e-12)" /></u4><u5 name="type">d_nand<field7 name="Enter Rise Delay (default=1.0e-9)" /><field8 name="Enter Fall Delay (default=1.0e-9)" /><field9 name="Enter Input Load (default=1.0e-12)" /></u5><u2 name="type">d_inverter<field10 name="Enter Rise Delay (default=1.0e-9)" /><field11 name="Enter Fall Delay (default=1.0e-9)" /><field12 name="Enter Input Load (default=1.0e-12)" /></u2><u6 name="type">d_inverter<field13 name="Enter Rise Delay (default=1.0e-9)" /><field14 name="Enter Fall Delay (default=1.0e-9)" /><field15 name="Enter Input Load (default=1.0e-12)" /></u6><u9 name="type">d_and<field16 name="Enter Rise Delay (default=1.0e-9)" /><field17 name="Enter Fall Delay (default=1.0e-9)" /><field18 name="Enter Input Load (default=1.0e-12)" /></u9><u8 name="type">d_and<field19 name="Enter Rise Delay (default=1.0e-9)" /><field20 name="Enter Fall Delay (default=1.0e-9)" /><field21 name="Enter Input Load (default=1.0e-12)" /></u8><u7 name="type">d_inverter<field22 name="Enter Rise Delay (default=1.0e-9)" /><field23 name="Enter Fall Delay (default=1.0e-9)" /><field24 name="Enter Input Load (default=1.0e-12)" /></u7><u10 name="type">d_nand<field25 name="Enter Rise Delay (default=1.0e-9)" /><field26 name="Enter Fall Delay (default=1.0e-9)" /><field27 name="Enter Input Load (default=1.0e-12)" /></u10><u11 name="type">d_nand<field28 name="Enter Rise Delay (default=1.0e-9)" /><field29 name="Enter Fall Delay (default=1.0e-9)" /><field30 name="Enter Input Load (default=1.0e-12)" /></u11><u12 name="type">d_nand<field31 name="Enter Rise Delay (default=1.0e-9)" /><field32 name="Enter Fall Delay (default=1.0e-9)" /><field33 name="Enter Input Load (default=1.0e-12)" /></u12><u13 name="type">d_nand<field34 name="Enter Rise Delay (default=1.0e-9)" /><field35 name="Enter Fall Delay (default=1.0e-9)" /><field36 name="Enter Input Load (default=1.0e-12)" /></u13><u14 name="type">d_and<field37 name="Enter Rise Delay (default=1.0e-9)" /><field38 name="Enter Fall Delay (default=1.0e-9)" /><field39 name="Enter Input Load (default=1.0e-12)" /></u14><u15 name="type">d_and<field40 name="Enter Rise Delay (default=1.0e-9)" /><field41 name="Enter Fall Delay (default=1.0e-9)" /><field42 name="Enter Input Load (default=1.0e-12)" /></u15><u16 name="type">d_and<field43 name="Enter Rise Delay (default=1.0e-9)" /><field44 name="Enter Fall Delay (default=1.0e-9)" /><field45 name="Enter Input Load (default=1.0e-12)" /></u16><u17 name="type">d_and<field46 name="Enter Rise Delay (default=1.0e-9)" /><field47 name="Enter Fall Delay (default=1.0e-9)" /><field48 name="Enter Input Load (default=1.0e-12)" /></u17><u21 name="type">d_buffer<field49 name="Enter Rise Delay (default=1.0e-9)" /><field50 name="Enter Fall Delay (default=1.0e-9)" /><field51 name="Enter Input Load (default=1.0e-12)" /></u21><u18 name="type">d_and<field52 name="Enter Rise Delay (default=1.0e-9)" /><field53 name="Enter Fall Delay (default=1.0e-9)" /><field54 name="Enter Input Load (default=1.0e-12)" /></u18><u19 name="type">d_and<field55 name="Enter Rise Delay (default=1.0e-9)" /><field56 name="Enter Fall Delay (default=1.0e-9)" /><field57 name="Enter Input Load (default=1.0e-12)" /></u19><u20 name="type">d_and<field58 name="Enter Rise Delay (default=1.0e-9)" /><field59 name="Enter Fall Delay (default=1.0e-9)" /><field60 name="Enter Input Load (default=1.0e-12)" /></u20><u27 name="type">d_nor<field61 name="Enter Rise Delay (default=1.0e-9)" /><field62 name="Enter Fall Delay (default=1.0e-9)" /><field63 name="Enter Input Load (default=1.0e-12)" /></u27><u26 name="type">d_nor<field64 name="Enter Rise Delay (default=1.0e-9)" /><field65 name="Enter Fall Delay (default=1.0e-9)" /><field66 name="Enter Input Load (default=1.0e-12)" /></u26><u28 name="type">d_nor<field67 name="Enter Rise Delay (default=1.0e-9)" /><field68 name="Enter Fall Delay (default=1.0e-9)" /><field69 name="Enter Input Load (default=1.0e-12)" /></u28><u39 name="type">d_inverter<field70 name="Enter Rise Delay (default=1.0e-9)" /><field71 name="Enter Fall Delay (default=1.0e-9)" /><field72 name="Enter Input Load (default=1.0e-12)" /></u39><u34 name="type">d_inverter<field73 name="Enter Rise Delay (default=1.0e-9)" /><field74 name="Enter Fall Delay (default=1.0e-9)" /><field75 name="Enter Input Load (default=1.0e-12)" /></u34><u33 name="type">d_inverter<field76 name="Enter Rise Delay (default=1.0e-9)" /><field77 name="Enter Fall Delay (default=1.0e-9)" /><field78 name="Enter Input Load (default=1.0e-12)" /></u33><u22 name="type">d_nor<field79 name="Enter Rise Delay (default=1.0e-9)" /><field80 name="Enter Fall Delay (default=1.0e-9)" /><field81 name="Enter Input Load (default=1.0e-12)" /></u22><u29 name="type">d_nor<field82 name="Enter Rise Delay (default=1.0e-9)" /><field83 name="Enter Fall Delay (default=1.0e-9)" /><field84 name="Enter Input Load (default=1.0e-12)" /></u29><u35 name="type">d_nor<field85 name="Enter Rise Delay (default=1.0e-9)" /><field86 name="Enter Fall Delay (default=1.0e-9)" /><field87 name="Enter Input Load (default=1.0e-12)" /></u35><u40 name="type">d_inverter<field88 name="Enter Rise Delay (default=1.0e-9)" /><field89 name="Enter Fall Delay (default=1.0e-9)" /><field90 name="Enter Input Load (default=1.0e-12)" /></u40><u23 name="type">d_nor<field91 name="Enter Rise Delay (default=1.0e-9)" /><field92 name="Enter Fall Delay (default=1.0e-9)" /><field93 name="Enter Input Load (default=1.0e-12)" /></u23><u30 name="type">d_nor<field94 name="Enter Rise Delay (default=1.0e-9)" /><field95 name="Enter Fall Delay (default=1.0e-9)" /><field96 name="Enter Input Load (default=1.0e-12)" /></u30><u36 name="type">d_nor<field97 name="Enter Rise Delay (default=1.0e-9)" /><field98 name="Enter Fall Delay (default=1.0e-9)" /><field99 name="Enter Input Load (default=1.0e-12)" /></u36><u41 name="type">d_inverter<field100 name="Enter Rise Delay (default=1.0e-9)" /><field101 name="Enter Fall Delay (default=1.0e-9)" /><field102 name="Enter Input Load (default=1.0e-12)" /></u41><u24 name="type">d_nor<field103 name="Enter Rise Delay (default=1.0e-9)" /><field104 name="Enter Fall Delay (default=1.0e-9)" /><field105 name="Enter Input Load (default=1.0e-12)" /></u24><u31 name="type">d_nor<field106 name="Enter Rise Delay (default=1.0e-9)" /><field107 name="Enter Fall Delay (default=1.0e-9)" /><field108 name="Enter Input Load (default=1.0e-12)" /></u31><u37 name="type">d_nor<field109 name="Enter Rise Delay (default=1.0e-9)" /><field110 name="Enter Fall Delay (default=1.0e-9)" /><field111 name="Enter Input Load (default=1.0e-12)" /></u37><u42 name="type">d_inverter<field112 name="Enter Rise Delay (default=1.0e-9)" /><field113 name="Enter Fall Delay (default=1.0e-9)" /><field114 name="Enter Input Load (default=1.0e-12)" /></u42><u25 name="type">d_nor<field115 name="Enter Rise Delay (default=1.0e-9)" /><field116 name="Enter Fall Delay (default=1.0e-9)" /><field117 name="Enter Input Load (default=1.0e-12)" /></u25><u32 name="type">d_nor<field118 name="Enter Rise Delay (default=1.0e-9)" /><field119 name="Enter Fall Delay (default=1.0e-9)" /><field120 name="Enter Input Load (default=1.0e-12)" /></u32><u38 name="type">d_nor<field121 name="Enter Rise Delay (default=1.0e-9)" /><field122 name="Enter Fall Delay (default=1.0e-9)" /><field123 name="Enter Input Load (default=1.0e-12)" /></u38><u43 name="type">d_inverter<field124 name="Enter Rise Delay (default=1.0e-9)" /><field125 name="Enter Fall Delay (default=1.0e-9)" /><field126 name="Enter Input Load (default=1.0e-12)" /></u43><u8 name="type">d_nand<field106 name="Enter Rise Delay (default=1.0e-9)" /><field107 name="Enter Fall Delay (default=1.0e-9)" /><field108 name="Enter Input Load (default=1.0e-12)" /></u8><u39 name="type">d_buffer<field106 name="Enter Rise Delay (default=1.0e-9)" /><field107 name="Enter Fall Delay (default=1.0e-9)" /><field108 name="Enter Input Load (default=1.0e-12)" /></u39><u33 name="type">d_buffer<field112 name="Enter Rise Delay (default=1.0e-9)" /><field113 name="Enter Fall Delay (default=1.0e-9)" /><field114 name="Enter Input Load (default=1.0e-12)" /></u33><u33 name="type">d_nand<field103 name="Enter Rise Delay (default=1.0e-9)" /><field104 name="Enter Fall Delay (default=1.0e-9)" /><field105 name="Enter Input Load (default=1.0e-12)" /></u33><u8 name="type">d_inverter<field106 name="Enter Rise Delay (default=1.0e-9)" /><field107 name="Enter Fall Delay (default=1.0e-9)" /><field108 name="Enter Input Load (default=1.0e-12)" /></u8></model><devicemodel /><subcircuit><x1><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x1><x10><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x10><x2><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x2><x3><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x3><x4><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x4><x5><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x5><x6><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x6><x7><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x7><x8><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x8><x9><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x9><x11><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x11></subcircuit><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/DM7447A/analysis b/library/SubcircuitLibrary/DM7447A/analysis new file mode 100644 index 00000000..9b724012 --- /dev/null +++ b/library/SubcircuitLibrary/DM7447A/analysis @@ -0,0 +1 @@ +.tran 1e-03 20e-00 0e-03
\ No newline at end of file diff --git a/library/SubcircuitLibrary/HD74HC149/74149.cir b/library/SubcircuitLibrary/HD74HC149/74149.cir new file mode 100644 index 00000000..c1bd662d --- /dev/null +++ b/library/SubcircuitLibrary/HD74HC149/74149.cir @@ -0,0 +1,52 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\74149\74149.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 05/12/25 14:03:04 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U2 Net-_U1-Pad9_ Net-_U14-Pad1_ d_inverter +U3 Net-_U1-Pad8_ Net-_U11-Pad1_ d_inverter +U4 Net-_U1-Pad7_ Net-_U12-Pad1_ d_inverter +U5 Net-_U1-Pad6_ Net-_U13-Pad1_ d_inverter +U6 Net-_U1-Pad5_ Net-_U15-Pad1_ d_inverter +U7 Net-_U1-Pad4_ Net-_U16-Pad1_ d_inverter +U8 Net-_U1-Pad3_ Net-_U19-Pad1_ d_inverter +U9 Net-_U1-Pad2_ Net-_U17-Pad1_ d_inverter +U10 Net-_U1-Pad1_ Net-_U10-Pad2_ d_inverter +U14 Net-_U14-Pad1_ Net-_U14-Pad2_ d_inverter +U11 Net-_U11-Pad1_ Net-_U11-Pad2_ d_inverter +U13 Net-_U13-Pad1_ Net-_U13-Pad2_ d_inverter +U15 Net-_U15-Pad1_ Net-_U15-Pad2_ d_inverter +U16 Net-_U16-Pad1_ Net-_U16-Pad2_ d_inverter +U19 Net-_U19-Pad1_ Net-_U19-Pad2_ d_inverter +U17 Net-_U17-Pad1_ Net-_U17-Pad2_ d_inverter +U18 Net-_U10-Pad2_ Net-_U18-Pad2_ d_inverter +U20 Net-_U18-Pad2_ Net-_U20-Pad2_ d_inverter +U21 Net-_U11-Pad1_ Net-_U14-Pad2_ Net-_U21-Pad3_ d_and +U24 Net-_U14-Pad1_ Net-_U20-Pad2_ Net-_U1-Pad18_ d_nand +U25 Net-_U21-Pad3_ Net-_U20-Pad2_ Net-_U1-Pad17_ d_nand +X1 Net-_U12-Pad1_ Net-_U14-Pad2_ Net-_U11-Pad2_ Net-_U26-Pad1_ 3_and +X2 Net-_U13-Pad1_ Net-_U14-Pad2_ Net-_U11-Pad2_ Net-_U12-Pad2_ Net-_U27-Pad1_ 4_and +X3 Net-_U14-Pad2_ Net-_U11-Pad2_ Net-_U12-Pad2_ Net-_U13-Pad2_ Net-_U23-Pad1_ 4_and +U26 Net-_U26-Pad1_ Net-_U20-Pad2_ Net-_U1-Pad16_ d_nand +U12 Net-_U12-Pad1_ Net-_U12-Pad2_ d_inverter +U27 Net-_U27-Pad1_ Net-_U20-Pad2_ Net-_U1-Pad15_ d_nand +X7 Net-_U15-Pad1_ Net-_U23-Pad1_ Net-_U20-Pad2_ Net-_U29-Pad1_ 3_and +U29 Net-_U29-Pad1_ Net-_U1-Pad14_ d_inverter +U22 Net-_U16-Pad1_ Net-_U15-Pad2_ Net-_U22-Pad3_ d_and +X4 Net-_U19-Pad1_ Net-_U15-Pad2_ Net-_U16-Pad2_ Net-_X4-Pad4_ 3_and +X5 Net-_U17-Pad1_ Net-_U15-Pad2_ Net-_U16-Pad2_ Net-_U19-Pad2_ Net-_X10-Pad1_ 4_and +X6 Net-_U15-Pad2_ Net-_U16-Pad2_ Net-_U19-Pad2_ Net-_U17-Pad2_ Net-_U23-Pad2_ 4_and +X8 Net-_U22-Pad3_ Net-_U23-Pad1_ Net-_U20-Pad2_ Net-_U30-Pad1_ 3_and +X9 Net-_X4-Pad4_ Net-_U23-Pad1_ Net-_U20-Pad2_ Net-_U31-Pad1_ 3_and +X10 Net-_X10-Pad1_ Net-_U23-Pad1_ Net-_U20-Pad2_ Net-_U32-Pad1_ 3_and +U28 Net-_U23-Pad3_ Net-_U20-Pad2_ Net-_U1-Pad10_ d_nand +U30 Net-_U30-Pad1_ Net-_U1-Pad13_ d_inverter +U31 Net-_U31-Pad1_ Net-_U1-Pad12_ d_inverter +U32 Net-_U32-Pad1_ Net-_U1-Pad11_ d_inverter +U23 Net-_U23-Pad1_ Net-_U23-Pad2_ Net-_U23-Pad3_ d_nand +U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ Net-_U1-Pad15_ Net-_U1-Pad16_ Net-_U1-Pad17_ Net-_U1-Pad18_ PORT + +.end diff --git a/library/SubcircuitLibrary/HD74HC149/74149.cir.out b/library/SubcircuitLibrary/HD74HC149/74149.cir.out new file mode 100644 index 00000000..6b56ec63 --- /dev/null +++ b/library/SubcircuitLibrary/HD74HC149/74149.cir.out @@ -0,0 +1,148 @@ +* c:\fossee\esim\library\subcircuitlibrary\74149\74149.cir + +.include 3_and.sub +.include 4_and.sub +* u2 net-_u1-pad9_ net-_u14-pad1_ d_inverter +* u3 net-_u1-pad8_ net-_u11-pad1_ d_inverter +* u4 net-_u1-pad7_ net-_u12-pad1_ d_inverter +* u5 net-_u1-pad6_ net-_u13-pad1_ d_inverter +* u6 net-_u1-pad5_ net-_u15-pad1_ d_inverter +* u7 net-_u1-pad4_ net-_u16-pad1_ d_inverter +* u8 net-_u1-pad3_ net-_u19-pad1_ d_inverter +* u9 net-_u1-pad2_ net-_u17-pad1_ d_inverter +* u10 net-_u1-pad1_ net-_u10-pad2_ d_inverter +* u14 net-_u14-pad1_ net-_u14-pad2_ d_inverter +* u11 net-_u11-pad1_ net-_u11-pad2_ d_inverter +* u13 net-_u13-pad1_ net-_u13-pad2_ d_inverter +* u15 net-_u15-pad1_ net-_u15-pad2_ d_inverter +* u16 net-_u16-pad1_ net-_u16-pad2_ d_inverter +* u19 net-_u19-pad1_ net-_u19-pad2_ d_inverter +* u17 net-_u17-pad1_ net-_u17-pad2_ d_inverter +* u18 net-_u10-pad2_ net-_u18-pad2_ d_inverter +* u20 net-_u18-pad2_ net-_u20-pad2_ d_inverter +* u21 net-_u11-pad1_ net-_u14-pad2_ net-_u21-pad3_ d_and +* u24 net-_u14-pad1_ net-_u20-pad2_ net-_u1-pad18_ d_nand +* u25 net-_u21-pad3_ net-_u20-pad2_ net-_u1-pad17_ d_nand +x1 net-_u12-pad1_ net-_u14-pad2_ net-_u11-pad2_ net-_u26-pad1_ 3_and +x2 net-_u13-pad1_ net-_u14-pad2_ net-_u11-pad2_ net-_u12-pad2_ net-_u27-pad1_ 4_and +x3 net-_u14-pad2_ net-_u11-pad2_ net-_u12-pad2_ net-_u13-pad2_ net-_u23-pad1_ 4_and +* u26 net-_u26-pad1_ net-_u20-pad2_ net-_u1-pad16_ d_nand +* u12 net-_u12-pad1_ net-_u12-pad2_ d_inverter +* u27 net-_u27-pad1_ net-_u20-pad2_ net-_u1-pad15_ d_nand +x7 net-_u15-pad1_ net-_u23-pad1_ net-_u20-pad2_ net-_u29-pad1_ 3_and +* u29 net-_u29-pad1_ net-_u1-pad14_ d_inverter +* u22 net-_u16-pad1_ net-_u15-pad2_ net-_u22-pad3_ d_and +x4 net-_u19-pad1_ net-_u15-pad2_ net-_u16-pad2_ net-_x4-pad4_ 3_and +x5 net-_u17-pad1_ net-_u15-pad2_ net-_u16-pad2_ net-_u19-pad2_ net-_x10-pad1_ 4_and +x6 net-_u15-pad2_ net-_u16-pad2_ net-_u19-pad2_ net-_u17-pad2_ net-_u23-pad2_ 4_and +x8 net-_u22-pad3_ net-_u23-pad1_ net-_u20-pad2_ net-_u30-pad1_ 3_and +x9 net-_x4-pad4_ net-_u23-pad1_ net-_u20-pad2_ net-_u31-pad1_ 3_and +x10 net-_x10-pad1_ net-_u23-pad1_ net-_u20-pad2_ net-_u32-pad1_ 3_and +* u28 net-_u23-pad3_ net-_u20-pad2_ net-_u1-pad10_ d_nand +* u30 net-_u30-pad1_ net-_u1-pad13_ d_inverter +* u31 net-_u31-pad1_ net-_u1-pad12_ d_inverter +* u32 net-_u32-pad1_ net-_u1-pad11_ d_inverter +* u23 net-_u23-pad1_ net-_u23-pad2_ net-_u23-pad3_ d_nand +* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ net-_u1-pad17_ net-_u1-pad18_ port +a1 net-_u1-pad9_ net-_u14-pad1_ u2 +a2 net-_u1-pad8_ net-_u11-pad1_ u3 +a3 net-_u1-pad7_ net-_u12-pad1_ u4 +a4 net-_u1-pad6_ net-_u13-pad1_ u5 +a5 net-_u1-pad5_ net-_u15-pad1_ u6 +a6 net-_u1-pad4_ net-_u16-pad1_ u7 +a7 net-_u1-pad3_ net-_u19-pad1_ u8 +a8 net-_u1-pad2_ net-_u17-pad1_ u9 +a9 net-_u1-pad1_ net-_u10-pad2_ u10 +a10 net-_u14-pad1_ net-_u14-pad2_ u14 +a11 net-_u11-pad1_ net-_u11-pad2_ u11 +a12 net-_u13-pad1_ net-_u13-pad2_ u13 +a13 net-_u15-pad1_ net-_u15-pad2_ u15 +a14 net-_u16-pad1_ net-_u16-pad2_ u16 +a15 net-_u19-pad1_ net-_u19-pad2_ u19 +a16 net-_u17-pad1_ net-_u17-pad2_ u17 +a17 net-_u10-pad2_ net-_u18-pad2_ u18 +a18 net-_u18-pad2_ net-_u20-pad2_ u20 +a19 [net-_u11-pad1_ net-_u14-pad2_ ] net-_u21-pad3_ u21 +a20 [net-_u14-pad1_ net-_u20-pad2_ ] net-_u1-pad18_ u24 +a21 [net-_u21-pad3_ net-_u20-pad2_ ] net-_u1-pad17_ u25 +a22 [net-_u26-pad1_ net-_u20-pad2_ ] net-_u1-pad16_ u26 +a23 net-_u12-pad1_ net-_u12-pad2_ u12 +a24 [net-_u27-pad1_ net-_u20-pad2_ ] net-_u1-pad15_ u27 +a25 net-_u29-pad1_ net-_u1-pad14_ u29 +a26 [net-_u16-pad1_ net-_u15-pad2_ ] net-_u22-pad3_ u22 +a27 [net-_u23-pad3_ net-_u20-pad2_ ] net-_u1-pad10_ u28 +a28 net-_u30-pad1_ net-_u1-pad13_ u30 +a29 net-_u31-pad1_ net-_u1-pad12_ u31 +a30 net-_u32-pad1_ net-_u1-pad11_ u32 +a31 [net-_u23-pad1_ net-_u23-pad2_ ] net-_u23-pad3_ u23 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u9 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u10 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u14 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u11 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u13 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u15 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u16 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u19 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u17 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u18 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u20 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u21 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u24 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u25 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u26 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u12 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u27 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u29 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u22 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u28 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u30 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u31 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u32 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u23 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/HD74HC149/74149.pro b/library/SubcircuitLibrary/HD74HC149/74149.pro new file mode 100644 index 00000000..1ae53d0a --- /dev/null +++ b/library/SubcircuitLibrary/HD74HC149/74149.pro @@ -0,0 +1,83 @@ +update=05/12/25 17:39:01 +version=1 +last_client=eeschema +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts +[schematic_editor] +version=1 +PageLayoutDescrFile= +PlotDirectoryName= +SubpartIdSeparator=0 +SubpartFirstId=65 +NetFmtName= +SpiceForceRefPrefix=0 +SpiceUseNetNumbers=0 +LabSize=60 diff --git a/library/SubcircuitLibrary/HD74HC149/74149.sch b/library/SubcircuitLibrary/HD74HC149/74149.sch new file mode 100644 index 00000000..762be4ab --- /dev/null +++ b/library/SubcircuitLibrary/HD74HC149/74149.sch @@ -0,0 +1,1012 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:74149-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L d_inverter U2 +U 1 1 68219668 +P 2100 1000 +F 0 "U2" H 2100 900 60 0000 C CNN +F 1 "d_inverter" H 2100 1150 60 0000 C CNN +F 2 "" H 2150 950 60 0000 C CNN +F 3 "" H 2150 950 60 0000 C CNN + 1 2100 1000 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U3 +U 1 1 6821967F +P 2100 1800 +F 0 "U3" H 2100 1700 60 0000 C CNN +F 1 "d_inverter" H 2100 1950 60 0000 C CNN +F 2 "" H 2150 1750 60 0000 C CNN +F 3 "" H 2150 1750 60 0000 C CNN + 1 2100 1800 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U4 +U 1 1 68219698 +P 2100 2200 +F 0 "U4" H 2100 2100 60 0000 C CNN +F 1 "d_inverter" H 2100 2350 60 0000 C CNN +F 2 "" H 2150 2150 60 0000 C CNN +F 3 "" H 2150 2150 60 0000 C CNN + 1 2100 2200 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U5 +U 1 1 682196BF +P 2100 2600 +F 0 "U5" H 2100 2500 60 0000 C CNN +F 1 "d_inverter" H 2100 2750 60 0000 C CNN +F 2 "" H 2150 2550 60 0000 C CNN +F 3 "" H 2150 2550 60 0000 C CNN + 1 2100 2600 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U6 +U 1 1 682196E6 +P 2200 3750 +F 0 "U6" H 2200 3650 60 0000 C CNN +F 1 "d_inverter" H 2200 3900 60 0000 C CNN +F 2 "" H 2250 3700 60 0000 C CNN +F 3 "" H 2250 3700 60 0000 C CNN + 1 2200 3750 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U7 +U 1 1 68219705 +P 2200 4300 +F 0 "U7" H 2200 4200 60 0000 C CNN +F 1 "d_inverter" H 2200 4450 60 0000 C CNN +F 2 "" H 2250 4250 60 0000 C CNN +F 3 "" H 2250 4250 60 0000 C CNN + 1 2200 4300 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U8 +U 1 1 68219726 +P 2200 4700 +F 0 "U8" H 2200 4600 60 0000 C CNN +F 1 "d_inverter" H 2200 4850 60 0000 C CNN +F 2 "" H 2250 4650 60 0000 C CNN +F 3 "" H 2250 4650 60 0000 C CNN + 1 2200 4700 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U9 +U 1 1 6821974F +P 2200 5100 +F 0 "U9" H 2200 5000 60 0000 C CNN +F 1 "d_inverter" H 2200 5250 60 0000 C CNN +F 2 "" H 2250 5050 60 0000 C CNN +F 3 "" H 2250 5050 60 0000 C CNN + 1 2200 5100 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U10 +U 1 1 68219778 +P 2200 5650 +F 0 "U10" H 2200 5550 60 0000 C CNN +F 1 "d_inverter" H 2200 5800 60 0000 C CNN +F 2 "" H 2250 5600 60 0000 C CNN +F 3 "" H 2250 5600 60 0000 C CNN + 1 2200 5650 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U14 +U 1 1 682197A3 +P 3700 1300 +F 0 "U14" H 3700 1200 60 0000 C CNN +F 1 "d_inverter" H 3700 1450 60 0000 C CNN +F 2 "" H 3750 1250 60 0000 C CNN +F 3 "" H 3750 1250 60 0000 C CNN + 1 3700 1300 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U11 +U 1 1 682197CC +P 3650 2000 +F 0 "U11" H 3650 1900 60 0000 C CNN +F 1 "d_inverter" H 3650 2150 60 0000 C CNN +F 2 "" H 3700 1950 60 0000 C CNN +F 3 "" H 3700 1950 60 0000 C CNN + 1 3650 2000 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U13 +U 1 1 682197FB +P 3650 2850 +F 0 "U13" H 3650 2750 60 0000 C CNN +F 1 "d_inverter" H 3650 3000 60 0000 C CNN +F 2 "" H 3700 2800 60 0000 C CNN +F 3 "" H 3700 2800 60 0000 C CNN + 1 3650 2850 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U15 +U 1 1 68219828 +P 3700 4150 +F 0 "U15" H 3700 4050 60 0000 C CNN +F 1 "d_inverter" H 3700 4300 60 0000 C CNN +F 2 "" H 3750 4100 60 0000 C CNN +F 3 "" H 3750 4100 60 0000 C CNN + 1 3700 4150 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U16 +U 1 1 6821985D +P 3700 4700 +F 0 "U16" H 3700 4600 60 0000 C CNN +F 1 "d_inverter" H 3700 4850 60 0000 C CNN +F 2 "" H 3750 4650 60 0000 C CNN +F 3 "" H 3750 4650 60 0000 C CNN + 1 3700 4700 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U19 +U 1 1 6821988E +P 3750 5150 +F 0 "U19" H 3750 5050 60 0000 C CNN +F 1 "d_inverter" H 3750 5300 60 0000 C CNN +F 2 "" H 3800 5100 60 0000 C CNN +F 3 "" H 3800 5100 60 0000 C CNN + 1 3750 5150 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U17 +U 1 1 682198C1 +P 3700 5600 +F 0 "U17" H 3700 5500 60 0000 C CNN +F 1 "d_inverter" H 3700 5750 60 0000 C CNN +F 2 "" H 3750 5550 60 0000 C CNN +F 3 "" H 3750 5550 60 0000 C CNN + 1 3700 5600 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U18 +U 1 1 68219937 +P 3700 6450 +F 0 "U18" H 3700 6350 60 0000 C CNN +F 1 "d_inverter" H 3700 6600 60 0000 C CNN +F 2 "" H 3750 6400 60 0000 C CNN +F 3 "" H 3750 6400 60 0000 C CNN + 1 3700 6450 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U20 +U 1 1 68219986 +P 4650 6450 +F 0 "U20" H 4650 6350 60 0000 C CNN +F 1 "d_inverter" H 4650 6600 60 0000 C CNN +F 2 "" H 4700 6400 60 0000 C CNN +F 3 "" H 4700 6400 60 0000 C CNN + 1 4650 6450 + 1 0 0 -1 +$EndComp +$Comp +L d_and U21 +U 1 1 682199C3 +P 5150 1450 +F 0 "U21" H 5150 1450 60 0000 C CNN +F 1 "d_and" H 5200 1550 60 0000 C CNN +F 2 "" H 5150 1450 60 0000 C CNN +F 3 "" H 5150 1450 60 0000 C CNN + 1 5150 1450 + 1 0 0 -1 +$EndComp +$Comp +L d_nand U24 +U 1 1 68219A3E +P 7250 1000 +F 0 "U24" H 7250 1000 60 0000 C CNN +F 1 "d_nand" H 7300 1100 60 0000 C CNN +F 2 "" H 7250 1000 60 0000 C CNN +F 3 "" H 7250 1000 60 0000 C CNN + 1 7250 1000 + 1 0 0 -1 +$EndComp +$Comp +L d_nand U25 +U 1 1 6821A1E3 +P 7250 1400 +F 0 "U25" H 7250 1400 60 0000 C CNN +F 1 "d_nand" H 7300 1500 60 0000 C CNN +F 2 "" H 7250 1400 60 0000 C CNN +F 3 "" H 7250 1400 60 0000 C CNN + 1 7250 1400 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X1 +U 1 1 6821A3F2 +P 5050 2150 +F 0 "X1" H 5150 2100 60 0000 C CNN +F 1 "3_and" H 5200 2300 60 0000 C CNN +F 2 "" H 5050 2150 60 0000 C CNN +F 3 "" H 5050 2150 60 0000 C CNN + 1 5050 2150 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X2 +U 1 1 6821A445 +P 5100 2700 +F 0 "X2" H 5150 2650 60 0000 C CNN +F 1 "4_and" H 5200 2800 60 0000 C CNN +F 2 "" H 5100 2700 60 0000 C CNN +F 3 "" H 5100 2700 60 0000 C CNN + 1 5100 2700 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X3 +U 1 1 6821A496 +P 5100 3400 +F 0 "X3" H 5150 3350 60 0000 C CNN +F 1 "4_and" H 5200 3500 60 0000 C CNN +F 2 "" H 5100 3400 60 0000 C CNN +F 3 "" H 5100 3400 60 0000 C CNN + 1 5100 3400 + 1 0 0 -1 +$EndComp +$Comp +L d_nand U26 +U 1 1 6821A6C0 +P 7250 2100 +F 0 "U26" H 7250 2100 60 0000 C CNN +F 1 "d_nand" H 7300 2200 60 0000 C CNN +F 2 "" H 7250 2100 60 0000 C CNN +F 3 "" H 7250 2100 60 0000 C CNN + 1 7250 2100 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U12 +U 1 1 6821ADED +P 3650 2400 +F 0 "U12" H 3650 2300 60 0000 C CNN +F 1 "d_inverter" H 3650 2550 60 0000 C CNN +F 2 "" H 3700 2350 60 0000 C CNN +F 3 "" H 3700 2350 60 0000 C CNN + 1 3650 2400 + 1 0 0 -1 +$EndComp +$Comp +L d_nand U27 +U 1 1 6821B1F9 +P 7250 2750 +F 0 "U27" H 7250 2750 60 0000 C CNN +F 1 "d_nand" H 7300 2850 60 0000 C CNN +F 2 "" H 7250 2750 60 0000 C CNN +F 3 "" H 7250 2750 60 0000 C CNN + 1 7250 2750 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X7 +U 1 1 6821B792 +P 7150 3900 +F 0 "X7" H 7250 3850 60 0000 C CNN +F 1 "3_and" H 7300 4050 60 0000 C CNN +F 2 "" H 7150 3900 60 0000 C CNN +F 3 "" H 7150 3900 60 0000 C CNN + 1 7150 3900 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U29 +U 1 1 6821B7EF +P 8150 3850 +F 0 "U29" H 8150 3750 60 0000 C CNN +F 1 "d_inverter" H 8150 4000 60 0000 C CNN +F 2 "" H 8200 3800 60 0000 C CNN +F 3 "" H 8200 3800 60 0000 C CNN + 1 8150 3850 + 1 0 0 -1 +$EndComp +$Comp +L d_and U22 +U 1 1 6821BAF1 +P 5200 4100 +F 0 "U22" H 5200 4100 60 0000 C CNN +F 1 "d_and" H 5250 4200 60 0000 C CNN +F 2 "" H 5200 4100 60 0000 C CNN +F 3 "" H 5200 4100 60 0000 C CNN + 1 5200 4100 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X4 +U 1 1 6821BB50 +P 5100 4700 +F 0 "X4" H 5200 4650 60 0000 C CNN +F 1 "3_and" H 5250 4850 60 0000 C CNN +F 2 "" H 5100 4700 60 0000 C CNN +F 3 "" H 5100 4700 60 0000 C CNN + 1 5100 4700 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X5 +U 1 1 6821BBAF +P 5150 5250 +F 0 "X5" H 5200 5200 60 0000 C CNN +F 1 "4_and" H 5250 5350 60 0000 C CNN +F 2 "" H 5150 5250 60 0000 C CNN +F 3 "" H 5150 5250 60 0000 C CNN + 1 5150 5250 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X6 +U 1 1 6821BC0A +P 5150 5800 +F 0 "X6" H 5200 5750 60 0000 C CNN +F 1 "4_and" H 5250 5900 60 0000 C CNN +F 2 "" H 5150 5800 60 0000 C CNN +F 3 "" H 5150 5800 60 0000 C CNN + 1 5150 5800 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X8 +U 1 1 6821BC65 +P 7150 4350 +F 0 "X8" H 7250 4300 60 0000 C CNN +F 1 "3_and" H 7300 4500 60 0000 C CNN +F 2 "" H 7150 4350 60 0000 C CNN +F 3 "" H 7150 4350 60 0000 C CNN + 1 7150 4350 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X9 +U 1 1 6821BCC4 +P 7150 4750 +F 0 "X9" H 7250 4700 60 0000 C CNN +F 1 "3_and" H 7300 4900 60 0000 C CNN +F 2 "" H 7150 4750 60 0000 C CNN +F 3 "" H 7150 4750 60 0000 C CNN + 1 7150 4750 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X10 +U 1 1 6821BD29 +P 7150 5150 +F 0 "X10" H 7250 5100 60 0000 C CNN +F 1 "3_and" H 7300 5300 60 0000 C CNN +F 2 "" H 7150 5150 60 0000 C CNN +F 3 "" H 7150 5150 60 0000 C CNN + 1 7150 5150 + 1 0 0 -1 +$EndComp +$Comp +L d_nand U28 +U 1 1 6821BD8E +P 7250 5550 +F 0 "U28" H 7250 5550 60 0000 C CNN +F 1 "d_nand" H 7300 5650 60 0000 C CNN +F 2 "" H 7250 5550 60 0000 C CNN +F 3 "" H 7250 5550 60 0000 C CNN + 1 7250 5550 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U30 +U 1 1 6821BDF3 +P 8200 4300 +F 0 "U30" H 8200 4200 60 0000 C CNN +F 1 "d_inverter" H 8200 4450 60 0000 C CNN +F 2 "" H 8250 4250 60 0000 C CNN +F 3 "" H 8250 4250 60 0000 C CNN + 1 8200 4300 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U31 +U 1 1 6821BE5C +P 8200 4700 +F 0 "U31" H 8200 4600 60 0000 C CNN +F 1 "d_inverter" H 8200 4850 60 0000 C CNN +F 2 "" H 8250 4650 60 0000 C CNN +F 3 "" H 8250 4650 60 0000 C CNN + 1 8200 4700 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U32 +U 1 1 6821BEC7 +P 8200 5100 +F 0 "U32" H 8200 5000 60 0000 C CNN +F 1 "d_inverter" H 8200 5250 60 0000 C CNN +F 2 "" H 8250 5050 60 0000 C CNN +F 3 "" H 8250 5050 60 0000 C CNN + 1 8200 5100 + 1 0 0 -1 +$EndComp +Wire Wire Line + 7650 3850 7850 3850 +Wire Wire Line + 7650 4300 7900 4300 +Wire Wire Line + 7650 4700 7900 4700 +Wire Wire Line + 7650 5100 7900 5100 +Wire Wire Line + 6600 6450 4950 6450 +Wire Wire Line + 2500 5650 2500 6450 +Wire Wire Line + 2500 6450 3400 6450 +Wire Wire Line + 4000 6450 4350 6450 +Wire Wire Line + 6600 1000 6600 6450 +Wire Wire Line + 6600 5550 6800 5550 +Wire Wire Line + 6800 5200 6600 5200 +Connection ~ 6600 5550 +Connection ~ 6600 5200 +Wire Wire Line + 6800 3950 6600 3950 +Connection ~ 6600 3950 +Wire Wire Line + 6800 4400 6600 4400 +Connection ~ 6600 4400 +Wire Wire Line + 6800 4800 6600 4800 +Connection ~ 6600 4800 +Wire Wire Line + 6600 2750 6800 2750 +Wire Wire Line + 6600 2100 6800 2100 +Connection ~ 6600 2750 +Wire Wire Line + 6600 1400 6800 1400 +Connection ~ 6600 2100 +Wire Wire Line + 6600 1000 6800 1000 +Connection ~ 6600 1400 +Wire Wire Line + 2400 1000 6000 1000 +Wire Wire Line + 6000 1000 6000 900 +Wire Wire Line + 6000 900 6800 900 +Wire Wire Line + 3200 1000 3200 1300 +Wire Wire Line + 3200 1300 3400 1300 +Connection ~ 3200 1000 +Wire Wire Line + 2400 1800 4300 1800 +Wire Wire Line + 3100 1800 3100 2000 +Wire Wire Line + 3100 2000 3350 2000 +Wire Wire Line + 4300 1800 4300 1350 +Wire Wire Line + 4300 1350 4700 1350 +Connection ~ 3100 1800 +Wire Wire Line + 4000 1300 4450 1300 +Wire Wire Line + 4450 1300 4450 3250 +Wire Wire Line + 4450 2100 4700 2100 +Wire Wire Line + 4450 1450 4700 1450 +Connection ~ 4450 1450 +Wire Wire Line + 4450 2650 4700 2650 +Connection ~ 4450 2100 +Wire Wire Line + 4450 3250 4700 3250 +Connection ~ 4450 2650 +Wire Wire Line + 3950 2000 4300 2000 +Wire Wire Line + 4300 2000 4300 3350 +Wire Wire Line + 4300 2200 4700 2200 +Wire Wire Line + 4300 2750 4700 2750 +Connection ~ 4300 2200 +Wire Wire Line + 4300 3350 4700 3350 +Connection ~ 4300 2750 +Wire Wire Line + 2400 2200 4100 2200 +Wire Wire Line + 4100 2200 4100 1900 +Wire Wire Line + 4100 1900 4700 1900 +Wire Wire Line + 4700 1900 4700 2000 +Wire Wire Line + 3100 2200 3100 2400 +Wire Wire Line + 3100 2400 3350 2400 +Connection ~ 3100 2200 +Wire Wire Line + 3950 2400 4100 2400 +Wire Wire Line + 4100 2400 4100 3450 +Wire Wire Line + 4100 2850 4700 2850 +Wire Wire Line + 4100 3450 4700 3450 +Connection ~ 4100 2850 +Wire Wire Line + 2400 2600 4550 2600 +Wire Wire Line + 4550 2600 4550 2450 +Wire Wire Line + 4550 2450 4700 2450 +Wire Wire Line + 4700 2450 4700 2550 +Wire Wire Line + 3100 2600 3100 2850 +Wire Wire Line + 3100 2850 3350 2850 +Connection ~ 3100 2600 +Wire Wire Line + 3950 2850 3950 3550 +Wire Wire Line + 3950 3550 4700 3550 +Wire Wire Line + 5600 1400 5600 1300 +Wire Wire Line + 5600 1300 6800 1300 +Wire Wire Line + 5550 2100 5550 2000 +Wire Wire Line + 5550 2000 6800 2000 +Wire Wire Line + 5600 2700 5600 2650 +Wire Wire Line + 5600 2650 6800 2650 +$Comp +L d_nand U23 +U 1 1 6821F335 +P 6250 6200 +F 0 "U23" H 6250 6200 60 0000 C CNN +F 1 "d_nand" H 6300 6300 60 0000 C CNN +F 2 "" H 6250 6200 60 0000 C CNN +F 3 "" H 6250 6200 60 0000 C CNN + 1 6250 6200 + 1 0 0 -1 +$EndComp +Wire Wire Line + 5650 5800 5650 6200 +Wire Wire Line + 5650 6200 5800 6200 +Wire Wire Line + 5600 3400 5800 3400 +Wire Wire Line + 5800 3400 5800 6100 +Wire Wire Line + 2500 3750 6800 3750 +Wire Wire Line + 5800 3850 6800 3850 +Connection ~ 5800 3850 +Wire Wire Line + 6800 4300 5800 4300 +Connection ~ 5800 4300 +Wire Wire Line + 6800 4700 5800 4700 +Connection ~ 5800 4700 +Wire Wire Line + 6800 5100 5800 5100 +Connection ~ 5800 5100 +Wire Wire Line + 6700 6150 6700 5450 +Wire Wire Line + 6700 5450 6800 5450 +Wire Wire Line + 3150 3750 3150 4150 +Wire Wire Line + 3150 4150 3400 4150 +Connection ~ 3150 3750 +Wire Wire Line + 4000 4150 4750 4150 +Wire Wire Line + 4750 4150 4750 4100 +Wire Wire Line + 2500 4300 4400 4300 +Wire Wire Line + 4400 4300 4400 4000 +Wire Wire Line + 4400 4000 4750 4000 +Wire Wire Line + 4600 4150 4600 5650 +Wire Wire Line + 4600 4650 4750 4650 +Connection ~ 4600 4150 +Wire Wire Line + 4600 5200 4750 5200 +Connection ~ 4600 4650 +Wire Wire Line + 4600 5650 4750 5650 +Connection ~ 4600 5200 +Wire Wire Line + 3200 4300 3200 4700 +Wire Wire Line + 3200 4700 3400 4700 +Connection ~ 3200 4300 +Wire Wire Line + 4000 4700 4350 4700 +Wire Wire Line + 4350 4700 4350 5750 +Wire Wire Line + 4350 4750 4750 4750 +Wire Wire Line + 4350 5300 4750 5300 +Connection ~ 4350 4750 +Wire Wire Line + 4350 5750 4750 5750 +Connection ~ 4350 5300 +Wire Wire Line + 2500 4700 3050 4700 +Wire Wire Line + 3050 4700 3050 5150 +Wire Wire Line + 3050 5150 3450 5150 +Wire Wire Line + 3050 4900 4150 4900 +Wire Wire Line + 4150 4900 4150 4550 +Wire Wire Line + 4150 4550 4750 4550 +Connection ~ 3050 4900 +Wire Wire Line + 4050 5150 4450 5150 +Wire Wire Line + 4450 5150 4450 5850 +Wire Wire Line + 4450 5400 4750 5400 +Wire Wire Line + 4450 5850 4750 5850 +Connection ~ 4450 5400 +Wire Wire Line + 2500 5100 2500 5450 +Wire Wire Line + 2500 5450 3400 5450 +Wire Wire Line + 3400 5450 3400 5600 +Wire Wire Line + 3250 5450 3250 5250 +Wire Wire Line + 3250 5250 4200 5250 +Wire Wire Line + 4200 5250 4200 5100 +Wire Wire Line + 4200 5100 4750 5100 +Connection ~ 3250 5450 +Wire Wire Line + 4000 5600 4250 5600 +Wire Wire Line + 4250 5600 4250 5950 +Wire Wire Line + 4250 5950 4750 5950 +$Comp +L PORT U1 +U 1 1 68220E85 +P 1500 5650 +F 0 "U1" H 1550 5750 30 0000 C CNN +F 1 "PORT" H 1500 5650 30 0000 C CNN +F 2 "" H 1500 5650 60 0000 C CNN +F 3 "" H 1500 5650 60 0000 C CNN + 1 1500 5650 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 682210FC +P 1500 5100 +F 0 "U1" H 1550 5200 30 0000 C CNN +F 1 "PORT" H 1500 5100 30 0000 C CNN +F 2 "" H 1500 5100 60 0000 C CNN +F 3 "" H 1500 5100 60 0000 C CNN + 2 1500 5100 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 682211F6 +P 1500 4700 +F 0 "U1" H 1550 4800 30 0000 C CNN +F 1 "PORT" H 1500 4700 30 0000 C CNN +F 2 "" H 1500 4700 60 0000 C CNN +F 3 "" H 1500 4700 60 0000 C CNN + 3 1500 4700 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 68221265 +P 1500 4300 +F 0 "U1" H 1550 4400 30 0000 C CNN +F 1 "PORT" H 1500 4300 30 0000 C CNN +F 2 "" H 1500 4300 60 0000 C CNN +F 3 "" H 1500 4300 60 0000 C CNN + 4 1500 4300 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 5 1 682213E6 +P 1500 3750 +F 0 "U1" H 1550 3850 30 0000 C CNN +F 1 "PORT" H 1500 3750 30 0000 C CNN +F 2 "" H 1500 3750 60 0000 C CNN +F 3 "" H 1500 3750 60 0000 C CNN + 5 1500 3750 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 6 1 6822145F +P 1500 2600 +F 0 "U1" H 1550 2700 30 0000 C CNN +F 1 "PORT" H 1500 2600 30 0000 C CNN +F 2 "" H 1500 2600 60 0000 C CNN +F 3 "" H 1500 2600 60 0000 C CNN + 6 1500 2600 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 7 1 68222182 +P 1500 2200 +F 0 "U1" H 1550 2300 30 0000 C CNN +F 1 "PORT" H 1500 2200 30 0000 C CNN +F 2 "" H 1500 2200 60 0000 C CNN +F 3 "" H 1500 2200 60 0000 C CNN + 7 1500 2200 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 8 1 68222411 +P 1500 1800 +F 0 "U1" H 1550 1900 30 0000 C CNN +F 1 "PORT" H 1500 1800 30 0000 C CNN +F 2 "" H 1500 1800 60 0000 C CNN +F 3 "" H 1500 1800 60 0000 C CNN + 8 1500 1800 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 9 1 68222581 +P 1500 1000 +F 0 "U1" H 1550 1100 30 0000 C CNN +F 1 "PORT" H 1500 1000 30 0000 C CNN +F 2 "" H 1500 1000 60 0000 C CNN +F 3 "" H 1500 1000 60 0000 C CNN + 9 1500 1000 + 1 0 0 -1 +$EndComp +Wire Wire Line + 1800 1000 1750 1000 +Wire Wire Line + 1800 1800 1750 1800 +Wire Wire Line + 1800 2200 1750 2200 +Wire Wire Line + 1800 2600 1750 2600 +Wire Wire Line + 1750 3750 1900 3750 +Wire Wire Line + 1750 4300 1900 4300 +Wire Wire Line + 1750 4700 1900 4700 +Wire Wire Line + 1750 5100 1900 5100 +$Comp +L PORT U1 +U 10 1 68224C0D +P 9300 5500 +F 0 "U1" H 9350 5600 30 0000 C CNN +F 1 "PORT" H 9300 5500 30 0000 C CNN +F 2 "" H 9300 5500 60 0000 C CNN +F 3 "" H 9300 5500 60 0000 C CNN + 10 9300 5500 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 11 1 68224D06 +P 9300 5100 +F 0 "U1" H 9350 5200 30 0000 C CNN +F 1 "PORT" H 9300 5100 30 0000 C CNN +F 2 "" H 9300 5100 60 0000 C CNN +F 3 "" H 9300 5100 60 0000 C CNN + 11 9300 5100 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 12 1 68224F0B +P 9300 4700 +F 0 "U1" H 9350 4800 30 0000 C CNN +F 1 "PORT" H 9300 4700 30 0000 C CNN +F 2 "" H 9300 4700 60 0000 C CNN +F 3 "" H 9300 4700 60 0000 C CNN + 12 9300 4700 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 13 1 6822500E +P 9300 4300 +F 0 "U1" H 9350 4400 30 0000 C CNN +F 1 "PORT" H 9300 4300 30 0000 C CNN +F 2 "" H 9300 4300 60 0000 C CNN +F 3 "" H 9300 4300 60 0000 C CNN + 13 9300 4300 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 14 1 682250D6 +P 9300 3850 +F 0 "U1" H 9350 3950 30 0000 C CNN +F 1 "PORT" H 9300 3850 30 0000 C CNN +F 2 "" H 9300 3850 60 0000 C CNN +F 3 "" H 9300 3850 60 0000 C CNN + 14 9300 3850 + -1 0 0 1 +$EndComp +Wire Wire Line + 7700 5500 9050 5500 +Wire Wire Line + 8500 5100 9050 5100 +Wire Wire Line + 8500 4700 9050 4700 +Wire Wire Line + 8500 4300 9050 4300 +Wire Wire Line + 8450 3850 9050 3850 +$Comp +L PORT U1 +U 15 1 68225CA3 +P 9300 2700 +F 0 "U1" H 9350 2800 30 0000 C CNN +F 1 "PORT" H 9300 2700 30 0000 C CNN +F 2 "" H 9300 2700 60 0000 C CNN +F 3 "" H 9300 2700 60 0000 C CNN + 15 9300 2700 + -1 0 0 1 +$EndComp +Wire Wire Line + 7700 2700 9050 2700 +$Comp +L PORT U1 +U 16 1 68225FD7 +P 9300 2050 +F 0 "U1" H 9350 2150 30 0000 C CNN +F 1 "PORT" H 9300 2050 30 0000 C CNN +F 2 "" H 9300 2050 60 0000 C CNN +F 3 "" H 9300 2050 60 0000 C CNN + 16 9300 2050 + -1 0 0 1 +$EndComp +Wire Wire Line + 7700 2050 9050 2050 +$Comp +L PORT U1 +U 17 1 68226BC9 +P 9300 1350 +F 0 "U1" H 9350 1450 30 0000 C CNN +F 1 "PORT" H 9300 1350 30 0000 C CNN +F 2 "" H 9300 1350 60 0000 C CNN +F 3 "" H 9300 1350 60 0000 C CNN + 17 9300 1350 + -1 0 0 1 +$EndComp +Wire Wire Line + 7700 1350 9050 1350 +$Comp +L PORT U1 +U 18 1 68226F4F +P 9300 900 +F 0 "U1" H 9350 1000 30 0000 C CNN +F 1 "PORT" H 9300 900 30 0000 C CNN +F 2 "" H 9300 900 60 0000 C CNN +F 3 "" H 9300 900 60 0000 C CNN + 18 9300 900 + -1 0 0 1 +$EndComp +Wire Wire Line + 7700 950 9050 950 +Wire Wire Line + 9050 950 9050 900 +Wire Wire Line + 1750 5650 1900 5650 +Wire Wire Line + 5650 4050 6800 4050 +Wire Wire Line + 6800 4050 6800 4200 +Wire Wire Line + 5600 4650 6800 4650 +Wire Wire Line + 6800 4650 6800 4600 +Wire Wire Line + 5650 5250 5650 5000 +Wire Wire Line + 5650 5000 6800 5000 +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/HD74HC149/74149.sub b/library/SubcircuitLibrary/HD74HC149/74149.sub new file mode 100644 index 00000000..8de8694c --- /dev/null +++ b/library/SubcircuitLibrary/HD74HC149/74149.sub @@ -0,0 +1,142 @@ +* Subcircuit 74149 +.subckt 74149 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ net-_u1-pad17_ net-_u1-pad18_ +* c:\fossee\esim\library\subcircuitlibrary\74149\74149.cir +.include 3_and.sub +.include 4_and.sub +* u2 net-_u1-pad9_ net-_u14-pad1_ d_inverter +* u3 net-_u1-pad8_ net-_u11-pad1_ d_inverter +* u4 net-_u1-pad7_ net-_u12-pad1_ d_inverter +* u5 net-_u1-pad6_ net-_u13-pad1_ d_inverter +* u6 net-_u1-pad5_ net-_u15-pad1_ d_inverter +* u7 net-_u1-pad4_ net-_u16-pad1_ d_inverter +* u8 net-_u1-pad3_ net-_u19-pad1_ d_inverter +* u9 net-_u1-pad2_ net-_u17-pad1_ d_inverter +* u10 net-_u1-pad1_ net-_u10-pad2_ d_inverter +* u14 net-_u14-pad1_ net-_u14-pad2_ d_inverter +* u11 net-_u11-pad1_ net-_u11-pad2_ d_inverter +* u13 net-_u13-pad1_ net-_u13-pad2_ d_inverter +* u15 net-_u15-pad1_ net-_u15-pad2_ d_inverter +* u16 net-_u16-pad1_ net-_u16-pad2_ d_inverter +* u19 net-_u19-pad1_ net-_u19-pad2_ d_inverter +* u17 net-_u17-pad1_ net-_u17-pad2_ d_inverter +* u18 net-_u10-pad2_ net-_u18-pad2_ d_inverter +* u20 net-_u18-pad2_ net-_u20-pad2_ d_inverter +* u21 net-_u11-pad1_ net-_u14-pad2_ net-_u21-pad3_ d_and +* u24 net-_u14-pad1_ net-_u20-pad2_ net-_u1-pad18_ d_nand +* u25 net-_u21-pad3_ net-_u20-pad2_ net-_u1-pad17_ d_nand +x1 net-_u12-pad1_ net-_u14-pad2_ net-_u11-pad2_ net-_u26-pad1_ 3_and +x2 net-_u13-pad1_ net-_u14-pad2_ net-_u11-pad2_ net-_u12-pad2_ net-_u27-pad1_ 4_and +x3 net-_u14-pad2_ net-_u11-pad2_ net-_u12-pad2_ net-_u13-pad2_ net-_u23-pad1_ 4_and +* u26 net-_u26-pad1_ net-_u20-pad2_ net-_u1-pad16_ d_nand +* u12 net-_u12-pad1_ net-_u12-pad2_ d_inverter +* u27 net-_u27-pad1_ net-_u20-pad2_ net-_u1-pad15_ d_nand +x7 net-_u15-pad1_ net-_u23-pad1_ net-_u20-pad2_ net-_u29-pad1_ 3_and +* u29 net-_u29-pad1_ net-_u1-pad14_ d_inverter +* u22 net-_u16-pad1_ net-_u15-pad2_ net-_u22-pad3_ d_and +x4 net-_u19-pad1_ net-_u15-pad2_ net-_u16-pad2_ net-_x4-pad4_ 3_and +x5 net-_u17-pad1_ net-_u15-pad2_ net-_u16-pad2_ net-_u19-pad2_ net-_x10-pad1_ 4_and +x6 net-_u15-pad2_ net-_u16-pad2_ net-_u19-pad2_ net-_u17-pad2_ net-_u23-pad2_ 4_and +x8 net-_u22-pad3_ net-_u23-pad1_ net-_u20-pad2_ net-_u30-pad1_ 3_and +x9 net-_x4-pad4_ net-_u23-pad1_ net-_u20-pad2_ net-_u31-pad1_ 3_and +x10 net-_x10-pad1_ net-_u23-pad1_ net-_u20-pad2_ net-_u32-pad1_ 3_and +* u28 net-_u23-pad3_ net-_u20-pad2_ net-_u1-pad10_ d_nand +* u30 net-_u30-pad1_ net-_u1-pad13_ d_inverter +* u31 net-_u31-pad1_ net-_u1-pad12_ d_inverter +* u32 net-_u32-pad1_ net-_u1-pad11_ d_inverter +* u23 net-_u23-pad1_ net-_u23-pad2_ net-_u23-pad3_ d_nand +a1 net-_u1-pad9_ net-_u14-pad1_ u2 +a2 net-_u1-pad8_ net-_u11-pad1_ u3 +a3 net-_u1-pad7_ net-_u12-pad1_ u4 +a4 net-_u1-pad6_ net-_u13-pad1_ u5 +a5 net-_u1-pad5_ net-_u15-pad1_ u6 +a6 net-_u1-pad4_ net-_u16-pad1_ u7 +a7 net-_u1-pad3_ net-_u19-pad1_ u8 +a8 net-_u1-pad2_ net-_u17-pad1_ u9 +a9 net-_u1-pad1_ net-_u10-pad2_ u10 +a10 net-_u14-pad1_ net-_u14-pad2_ u14 +a11 net-_u11-pad1_ net-_u11-pad2_ u11 +a12 net-_u13-pad1_ net-_u13-pad2_ u13 +a13 net-_u15-pad1_ net-_u15-pad2_ u15 +a14 net-_u16-pad1_ net-_u16-pad2_ u16 +a15 net-_u19-pad1_ net-_u19-pad2_ u19 +a16 net-_u17-pad1_ net-_u17-pad2_ u17 +a17 net-_u10-pad2_ net-_u18-pad2_ u18 +a18 net-_u18-pad2_ net-_u20-pad2_ u20 +a19 [net-_u11-pad1_ net-_u14-pad2_ ] net-_u21-pad3_ u21 +a20 [net-_u14-pad1_ net-_u20-pad2_ ] net-_u1-pad18_ u24 +a21 [net-_u21-pad3_ net-_u20-pad2_ ] net-_u1-pad17_ u25 +a22 [net-_u26-pad1_ net-_u20-pad2_ ] net-_u1-pad16_ u26 +a23 net-_u12-pad1_ net-_u12-pad2_ u12 +a24 [net-_u27-pad1_ net-_u20-pad2_ ] net-_u1-pad15_ u27 +a25 net-_u29-pad1_ net-_u1-pad14_ u29 +a26 [net-_u16-pad1_ net-_u15-pad2_ ] net-_u22-pad3_ u22 +a27 [net-_u23-pad3_ net-_u20-pad2_ ] net-_u1-pad10_ u28 +a28 net-_u30-pad1_ net-_u1-pad13_ u30 +a29 net-_u31-pad1_ net-_u1-pad12_ u31 +a30 net-_u32-pad1_ net-_u1-pad11_ u32 +a31 [net-_u23-pad1_ net-_u23-pad2_ ] net-_u23-pad3_ u23 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u9 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u10 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u14 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u11 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u13 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u15 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u16 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u19 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u17 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u18 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u20 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u21 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u24 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u25 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u26 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u12 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u27 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u29 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u22 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u28 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u30 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u31 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u32 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u23 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Control Statements + +.ends 74149
\ No newline at end of file diff --git a/library/SubcircuitLibrary/HD74HC149/74149_Previous_Values.xml b/library/SubcircuitLibrary/HD74HC149/74149_Previous_Values.xml new file mode 100644 index 00000000..1279b07e --- /dev/null +++ b/library/SubcircuitLibrary/HD74HC149/74149_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model><u2 name="type">d_inverter<field1 name="Enter Rise Delay (default=1.0e-9)" /><field2 name="Enter Fall Delay (default=1.0e-9)" /><field3 name="Enter Input Load (default=1.0e-12)" /></u2><u3 name="type">d_inverter<field4 name="Enter Rise Delay (default=1.0e-9)" /><field5 name="Enter Fall Delay (default=1.0e-9)" /><field6 name="Enter Input Load (default=1.0e-12)" /></u3><u4 name="type">d_inverter<field7 name="Enter Rise Delay (default=1.0e-9)" /><field8 name="Enter Fall Delay (default=1.0e-9)" /><field9 name="Enter Input Load (default=1.0e-12)" /></u4><u5 name="type">d_inverter<field10 name="Enter Rise Delay (default=1.0e-9)" /><field11 name="Enter Fall Delay (default=1.0e-9)" /><field12 name="Enter Input Load (default=1.0e-12)" /></u5><u6 name="type">d_inverter<field13 name="Enter Rise Delay (default=1.0e-9)" /><field14 name="Enter Fall Delay (default=1.0e-9)" /><field15 name="Enter Input Load (default=1.0e-12)" /></u6><u7 name="type">d_inverter<field16 name="Enter Rise Delay (default=1.0e-9)" /><field17 name="Enter Fall Delay (default=1.0e-9)" /><field18 name="Enter Input Load (default=1.0e-12)" /></u7><u8 name="type">d_inverter<field19 name="Enter Rise Delay (default=1.0e-9)" /><field20 name="Enter Fall Delay (default=1.0e-9)" /><field21 name="Enter Input Load (default=1.0e-12)" /></u8><u9 name="type">d_inverter<field22 name="Enter Rise Delay (default=1.0e-9)" /><field23 name="Enter Fall Delay (default=1.0e-9)" /><field24 name="Enter Input Load (default=1.0e-12)" /></u9><u10 name="type">d_inverter<field25 name="Enter Rise Delay (default=1.0e-9)" /><field26 name="Enter Fall Delay (default=1.0e-9)" /><field27 name="Enter Input Load (default=1.0e-12)" /></u10><u14 name="type">d_inverter<field28 name="Enter Rise Delay (default=1.0e-9)" /><field29 name="Enter Fall Delay (default=1.0e-9)" /><field30 name="Enter Input Load (default=1.0e-12)" /></u14><u11 name="type">d_inverter<field31 name="Enter Rise Delay (default=1.0e-9)" /><field32 name="Enter Fall Delay (default=1.0e-9)" /><field33 name="Enter Input Load (default=1.0e-12)" /></u11><u13 name="type">d_inverter<field34 name="Enter Rise Delay (default=1.0e-9)" /><field35 name="Enter Fall Delay (default=1.0e-9)" /><field36 name="Enter Input Load (default=1.0e-12)" /></u13><u15 name="type">d_inverter<field37 name="Enter Rise Delay (default=1.0e-9)" /><field38 name="Enter Fall Delay (default=1.0e-9)" /><field39 name="Enter Input Load (default=1.0e-12)" /></u15><u16 name="type">d_inverter<field40 name="Enter Rise Delay (default=1.0e-9)" /><field41 name="Enter Fall Delay (default=1.0e-9)" /><field42 name="Enter Input Load (default=1.0e-12)" /></u16><u19 name="type">d_inverter<field43 name="Enter Rise Delay (default=1.0e-9)" /><field44 name="Enter Fall Delay (default=1.0e-9)" /><field45 name="Enter Input Load (default=1.0e-12)" /></u19><u17 name="type">d_inverter<field46 name="Enter Rise Delay (default=1.0e-9)" /><field47 name="Enter Fall Delay (default=1.0e-9)" /><field48 name="Enter Input Load (default=1.0e-12)" /></u17><u18 name="type">d_inverter<field49 name="Enter Rise Delay (default=1.0e-9)" /><field50 name="Enter Fall Delay (default=1.0e-9)" /><field51 name="Enter Input Load (default=1.0e-12)" /></u18><u20 name="type">d_inverter<field52 name="Enter Rise Delay (default=1.0e-9)" /><field53 name="Enter Fall Delay (default=1.0e-9)" /><field54 name="Enter Input Load (default=1.0e-12)" /></u20><u21 name="type">d_and<field55 name="Enter Rise Delay (default=1.0e-9)" /><field56 name="Enter Fall Delay (default=1.0e-9)" /><field57 name="Enter Input Load (default=1.0e-12)" /></u21><u24 name="type">d_nand<field58 name="Enter Rise Delay (default=1.0e-9)" /><field59 name="Enter Fall Delay (default=1.0e-9)" /><field60 name="Enter Input Load (default=1.0e-12)" /></u24><u25 name="type">d_nand<field61 name="Enter Rise Delay (default=1.0e-9)" /><field62 name="Enter Fall Delay (default=1.0e-9)" /><field63 name="Enter Input Load (default=1.0e-12)" /></u25><u26 name="type">d_nand<field64 name="Enter Rise Delay (default=1.0e-9)" /><field65 name="Enter Fall Delay (default=1.0e-9)" /><field66 name="Enter Input Load (default=1.0e-12)" /></u26><u12 name="type">d_inverter<field67 name="Enter Rise Delay (default=1.0e-9)" /><field68 name="Enter Fall Delay (default=1.0e-9)" /><field69 name="Enter Input Load (default=1.0e-12)" /></u12><u27 name="type">d_nand<field70 name="Enter Rise Delay (default=1.0e-9)" /><field71 name="Enter Fall Delay (default=1.0e-9)" /><field72 name="Enter Input Load (default=1.0e-12)" /></u27><u29 name="type">d_inverter<field73 name="Enter Rise Delay (default=1.0e-9)" /><field74 name="Enter Fall Delay (default=1.0e-9)" /><field75 name="Enter Input Load (default=1.0e-12)" /></u29><u22 name="type">d_and<field76 name="Enter Rise Delay (default=1.0e-9)" /><field77 name="Enter Fall Delay (default=1.0e-9)" /><field78 name="Enter Input Load (default=1.0e-12)" /></u22><u28 name="type">d_nand<field79 name="Enter Rise Delay (default=1.0e-9)" /><field80 name="Enter Fall Delay (default=1.0e-9)" /><field81 name="Enter Input Load (default=1.0e-12)" /></u28><u30 name="type">d_inverter<field82 name="Enter Rise Delay (default=1.0e-9)" /><field83 name="Enter Fall Delay (default=1.0e-9)" /><field84 name="Enter Input Load (default=1.0e-12)" /></u30><u31 name="type">d_inverter<field85 name="Enter Rise Delay (default=1.0e-9)" /><field86 name="Enter Fall Delay (default=1.0e-9)" /><field87 name="Enter Input Load (default=1.0e-12)" /></u31><u32 name="type">d_inverter<field88 name="Enter Rise Delay (default=1.0e-9)" /><field89 name="Enter Fall Delay (default=1.0e-9)" /><field90 name="Enter Input Load (default=1.0e-12)" /></u32><u23 name="type">d_nand<field91 name="Enter Rise Delay (default=1.0e-9)" /><field92 name="Enter Fall Delay (default=1.0e-9)" /><field93 name="Enter Input Load (default=1.0e-12)" /></u23></model><devicemodel /><subcircuit><x1><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x1><x2><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x2><x3><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x3><x7><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x7><x4><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x4><x5><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x5><x6><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x6><x8><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x8><x9><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x9><x10><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x10></subcircuit><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/HD74HC149/analysis b/library/SubcircuitLibrary/HD74HC149/analysis new file mode 100644 index 00000000..5c9b0b46 --- /dev/null +++ b/library/SubcircuitLibrary/HD74HC149/analysis @@ -0,0 +1 @@ +.tran 10e-03 20e-00 0e-03
\ No newline at end of file diff --git a/library/SubcircuitLibrary/HD74LS139/74139-cache.lib b/library/SubcircuitLibrary/HD74LS139/74139-cache.lib new file mode 100644 index 00000000..ca3dbb87 --- /dev/null +++ b/library/SubcircuitLibrary/HD74LS139/74139-cache.lib @@ -0,0 +1,76 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# 3_and +# +DEF 3_and X 0 40 Y Y 1 F N +F0 "X" 100 -50 60 H V C CNN +F1 "3_and" 150 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 150 50 158 716 -716 0 1 0 N 200 200 200 -100 +P 2 0 1 0 -150 200 200 200 N +P 3 0 1 0 -150 200 -150 -100 200 -100 N +X in1 1 -350 150 200 R 50 50 1 1 I +X in2 2 -350 50 200 R 50 50 1 1 I +X in3 3 -350 -50 200 R 50 50 1 1 I +X out 4 500 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 B +X ~ 2 250 0 100 L 30 30 2 1 B +X ~ 3 250 0 100 L 30 30 3 1 B +X ~ 4 250 0 100 L 30 30 4 1 B +X ~ 5 250 0 100 L 30 30 5 1 B +X ~ 6 250 0 100 L 30 30 6 1 B +X ~ 7 250 0 100 L 30 30 7 1 B +X ~ 8 250 0 100 L 30 30 8 1 B +X ~ 9 250 0 100 L 30 30 9 1 B +X ~ 10 250 0 100 L 30 30 10 1 B +X ~ 11 250 0 100 L 30 30 11 1 B +X ~ 12 250 0 100 L 30 30 12 1 B +X ~ 13 250 0 100 L 30 30 13 1 B +X ~ 14 250 0 100 L 30 30 14 1 B +X ~ 15 250 0 100 L 30 30 15 1 B +X ~ 16 250 0 100 L 30 30 16 1 B +X ~ 17 250 0 100 L 30 30 17 1 B +X ~ 18 250 0 100 L 30 30 18 1 B +X ~ 19 250 0 100 L 30 30 19 1 B +X ~ 20 250 0 100 L 30 30 20 1 B +X ~ 21 250 0 100 L 30 30 21 1 B +X ~ 22 250 0 100 L 30 30 22 1 B +X ~ 23 250 0 100 L 30 30 23 1 B +X ~ 24 250 0 100 L 30 30 24 1 B +X ~ 25 250 0 100 L 30 30 25 1 B +X ~ 26 250 0 100 L 30 30 26 1 B +ENDDRAW +ENDDEF +# +# d_inverter +# +DEF d_inverter U 0 40 Y Y 1 F N +F0 "U" 0 -100 60 H V C CNN +F1 "d_inverter" 0 150 60 H V C CNN +F2 "" 50 -50 60 H V C CNN +F3 "" 50 -50 60 H V C CNN +DRAW +P 4 0 1 0 -100 50 -100 -50 100 0 -100 50 N +X ~ 1 -300 0 200 R 50 50 1 1 I +X ~ 2 300 0 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/HD74LS139/74139.cir b/library/SubcircuitLibrary/HD74LS139/74139.cir new file mode 100644 index 00000000..4df10d23 --- /dev/null +++ b/library/SubcircuitLibrary/HD74LS139/74139.cir @@ -0,0 +1,37 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\74139\74139.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 04/21/25 11:14:27 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +X5 Net-_U3-Pad2_ Net-_U4-Pad2_ Net-_U2-Pad2_ Net-_U13-Pad1_ 3_and +U13 Net-_U13-Pad1_ Net-_U1-Pad7_ d_inverter +X6 Net-_U2-Pad2_ Net-_U4-Pad2_ Net-_U5-Pad2_ Net-_U14-Pad1_ 3_and +U14 Net-_U14-Pad1_ Net-_U1-Pad8_ d_inverter +X7 Net-_U2-Pad2_ Net-_U3-Pad2_ Net-_U6-Pad2_ Net-_U18-Pad1_ 3_and +U18 Net-_U18-Pad1_ Net-_U1-Pad9_ d_inverter +X8 Net-_U2-Pad2_ Net-_U5-Pad2_ Net-_U6-Pad2_ Net-_U15-Pad1_ 3_and +U15 Net-_U15-Pad1_ Net-_U1-Pad10_ d_inverter +X1 Net-_U11-Pad1_ Net-_U10-Pad1_ Net-_U7-Pad2_ Net-_U19-Pad1_ 3_and +U19 Net-_U19-Pad1_ Net-_U1-Pad11_ d_inverter +X2 Net-_U7-Pad2_ Net-_U10-Pad1_ Net-_U11-Pad2_ Net-_U16-Pad1_ 3_and +U16 Net-_U16-Pad1_ Net-_U1-Pad12_ d_inverter +X3 Net-_U7-Pad2_ Net-_U11-Pad1_ Net-_U10-Pad2_ Net-_U17-Pad1_ 3_and +U17 Net-_U17-Pad1_ Net-_U1-Pad13_ d_inverter +X4 Net-_U7-Pad2_ Net-_U11-Pad2_ Net-_U10-Pad2_ Net-_U12-Pad1_ 3_and +U12 Net-_U12-Pad1_ Net-_U1-Pad14_ d_inverter +U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ PORT +U2 Net-_U1-Pad1_ Net-_U2-Pad2_ d_inverter +U3 Net-_U1-Pad2_ Net-_U3-Pad2_ d_inverter +U5 Net-_U3-Pad2_ Net-_U5-Pad2_ d_inverter +U4 Net-_U1-Pad3_ Net-_U4-Pad2_ d_inverter +U6 Net-_U4-Pad2_ Net-_U6-Pad2_ d_inverter +U7 Net-_U1-Pad4_ Net-_U7-Pad2_ d_inverter +U9 Net-_U1-Pad5_ Net-_U11-Pad1_ d_inverter +U11 Net-_U11-Pad1_ Net-_U11-Pad2_ d_inverter +U8 Net-_U1-Pad6_ Net-_U10-Pad1_ d_inverter +U10 Net-_U10-Pad1_ Net-_U10-Pad2_ d_inverter + +.end diff --git a/library/SubcircuitLibrary/HD74LS139/74139.cir.out b/library/SubcircuitLibrary/HD74LS139/74139.cir.out new file mode 100644 index 00000000..21304303 --- /dev/null +++ b/library/SubcircuitLibrary/HD74LS139/74139.cir.out @@ -0,0 +1,93 @@ +* c:\fossee\esim\library\subcircuitlibrary\74139\74139.cir + +.include 3_and.sub +x5 net-_u3-pad2_ net-_u4-pad2_ net-_u2-pad2_ net-_u13-pad1_ 3_and +* u13 net-_u13-pad1_ net-_u1-pad7_ d_inverter +x6 net-_u2-pad2_ net-_u4-pad2_ net-_u5-pad2_ net-_u14-pad1_ 3_and +* u14 net-_u14-pad1_ net-_u1-pad8_ d_inverter +x7 net-_u2-pad2_ net-_u3-pad2_ net-_u6-pad2_ net-_u18-pad1_ 3_and +* u18 net-_u18-pad1_ net-_u1-pad9_ d_inverter +x8 net-_u2-pad2_ net-_u5-pad2_ net-_u6-pad2_ net-_u15-pad1_ 3_and +* u15 net-_u15-pad1_ net-_u1-pad10_ d_inverter +x1 net-_u11-pad1_ net-_u10-pad1_ net-_u7-pad2_ net-_u19-pad1_ 3_and +* u19 net-_u19-pad1_ net-_u1-pad11_ d_inverter +x2 net-_u7-pad2_ net-_u10-pad1_ net-_u11-pad2_ net-_u16-pad1_ 3_and +* u16 net-_u16-pad1_ net-_u1-pad12_ d_inverter +x3 net-_u7-pad2_ net-_u11-pad1_ net-_u10-pad2_ net-_u17-pad1_ 3_and +* u17 net-_u17-pad1_ net-_u1-pad13_ d_inverter +x4 net-_u7-pad2_ net-_u11-pad2_ net-_u10-pad2_ net-_u12-pad1_ 3_and +* u12 net-_u12-pad1_ net-_u1-pad14_ d_inverter +* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ port +* u2 net-_u1-pad1_ net-_u2-pad2_ d_inverter +* u3 net-_u1-pad2_ net-_u3-pad2_ d_inverter +* u5 net-_u3-pad2_ net-_u5-pad2_ d_inverter +* u4 net-_u1-pad3_ net-_u4-pad2_ d_inverter +* u6 net-_u4-pad2_ net-_u6-pad2_ d_inverter +* u7 net-_u1-pad4_ net-_u7-pad2_ d_inverter +* u9 net-_u1-pad5_ net-_u11-pad1_ d_inverter +* u11 net-_u11-pad1_ net-_u11-pad2_ d_inverter +* u8 net-_u1-pad6_ net-_u10-pad1_ d_inverter +* u10 net-_u10-pad1_ net-_u10-pad2_ d_inverter +a1 net-_u13-pad1_ net-_u1-pad7_ u13 +a2 net-_u14-pad1_ net-_u1-pad8_ u14 +a3 net-_u18-pad1_ net-_u1-pad9_ u18 +a4 net-_u15-pad1_ net-_u1-pad10_ u15 +a5 net-_u19-pad1_ net-_u1-pad11_ u19 +a6 net-_u16-pad1_ net-_u1-pad12_ u16 +a7 net-_u17-pad1_ net-_u1-pad13_ u17 +a8 net-_u12-pad1_ net-_u1-pad14_ u12 +a9 net-_u1-pad1_ net-_u2-pad2_ u2 +a10 net-_u1-pad2_ net-_u3-pad2_ u3 +a11 net-_u3-pad2_ net-_u5-pad2_ u5 +a12 net-_u1-pad3_ net-_u4-pad2_ u4 +a13 net-_u4-pad2_ net-_u6-pad2_ u6 +a14 net-_u1-pad4_ net-_u7-pad2_ u7 +a15 net-_u1-pad5_ net-_u11-pad1_ u9 +a16 net-_u11-pad1_ net-_u11-pad2_ u11 +a17 net-_u1-pad6_ net-_u10-pad1_ u8 +a18 net-_u10-pad1_ net-_u10-pad2_ u10 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u13 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u14 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u18 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u15 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u19 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u16 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u17 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u12 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u9 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u11 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u10 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/HD74LS139/74139.pro b/library/SubcircuitLibrary/HD74LS139/74139.pro new file mode 100644 index 00000000..82579415 --- /dev/null +++ b/library/SubcircuitLibrary/HD74LS139/74139.pro @@ -0,0 +1,83 @@ +update=05/06/25 21:01:46 +version=1 +last_client=eeschema +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts +[schematic_editor] +version=1 +PageLayoutDescrFile= +PlotDirectoryName= +SubpartIdSeparator=0 +SubpartFirstId=65 +NetFmtName= +SpiceForceRefPrefix=0 +SpiceUseNetNumbers=0 +LabSize=60 diff --git a/library/SubcircuitLibrary/HD74LS139/74139.sch b/library/SubcircuitLibrary/HD74LS139/74139.sch new file mode 100644 index 00000000..ac975979 --- /dev/null +++ b/library/SubcircuitLibrary/HD74LS139/74139.sch @@ -0,0 +1,675 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:74139-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L 3_and X5 +U 1 1 6805C3A6 +P 8650 1300 +F 0 "X5" H 8750 1250 60 0000 C CNN +F 1 "3_and" H 8800 1450 60 0000 C CNN +F 2 "" H 8650 1300 60 0000 C CNN +F 3 "" H 8650 1300 60 0000 C CNN + 1 8650 1300 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U13 +U 1 1 6805C41F +P 9600 1250 +F 0 "U13" H 9600 1150 60 0000 C CNN +F 1 "d_inverter" H 9600 1400 60 0000 C CNN +F 2 "" H 9650 1200 60 0000 C CNN +F 3 "" H 9650 1200 60 0000 C CNN + 1 9600 1250 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X6 +U 1 1 6805C440 +P 8650 1900 +F 0 "X6" H 8750 1850 60 0000 C CNN +F 1 "3_and" H 8800 2050 60 0000 C CNN +F 2 "" H 8650 1900 60 0000 C CNN +F 3 "" H 8650 1900 60 0000 C CNN + 1 8650 1900 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U14 +U 1 1 6805C46B +P 9600 1850 +F 0 "U14" H 9600 1750 60 0000 C CNN +F 1 "d_inverter" H 9600 2000 60 0000 C CNN +F 2 "" H 9650 1800 60 0000 C CNN +F 3 "" H 9650 1800 60 0000 C CNN + 1 9600 1850 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X7 +U 1 1 6805C48A +P 8650 2500 +F 0 "X7" H 8750 2450 60 0000 C CNN +F 1 "3_and" H 8800 2650 60 0000 C CNN +F 2 "" H 8650 2500 60 0000 C CNN +F 3 "" H 8650 2500 60 0000 C CNN + 1 8650 2500 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U18 +U 1 1 6805C4B7 +P 9650 2450 +F 0 "U18" H 9650 2350 60 0000 C CNN +F 1 "d_inverter" H 9650 2600 60 0000 C CNN +F 2 "" H 9700 2400 60 0000 C CNN +F 3 "" H 9700 2400 60 0000 C CNN + 1 9650 2450 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X8 +U 1 1 6805C4DC +P 8650 3050 +F 0 "X8" H 8750 3000 60 0000 C CNN +F 1 "3_and" H 8800 3200 60 0000 C CNN +F 2 "" H 8650 3050 60 0000 C CNN +F 3 "" H 8650 3050 60 0000 C CNN + 1 8650 3050 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U15 +U 1 1 6805C513 +P 9600 3000 +F 0 "U15" H 9600 2900 60 0000 C CNN +F 1 "d_inverter" H 9600 3150 60 0000 C CNN +F 2 "" H 9650 2950 60 0000 C CNN +F 3 "" H 9650 2950 60 0000 C CNN + 1 9600 3000 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X1 +U 1 1 6805C538 +P 8600 3950 +F 0 "X1" H 8700 3900 60 0000 C CNN +F 1 "3_and" H 8750 4100 60 0000 C CNN +F 2 "" H 8600 3950 60 0000 C CNN +F 3 "" H 8600 3950 60 0000 C CNN + 1 8600 3950 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U19 +U 1 1 6805C573 +P 9650 3900 +F 0 "U19" H 9650 3800 60 0000 C CNN +F 1 "d_inverter" H 9650 4050 60 0000 C CNN +F 2 "" H 9700 3850 60 0000 C CNN +F 3 "" H 9700 3850 60 0000 C CNN + 1 9650 3900 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X2 +U 1 1 6805C5A4 +P 8600 4450 +F 0 "X2" H 8700 4400 60 0000 C CNN +F 1 "3_and" H 8750 4600 60 0000 C CNN +F 2 "" H 8600 4450 60 0000 C CNN +F 3 "" H 8600 4450 60 0000 C CNN + 1 8600 4450 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U16 +U 1 1 6805C5D3 +P 9600 4400 +F 0 "U16" H 9600 4300 60 0000 C CNN +F 1 "d_inverter" H 9600 4550 60 0000 C CNN +F 2 "" H 9650 4350 60 0000 C CNN +F 3 "" H 9650 4350 60 0000 C CNN + 1 9600 4400 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X3 +U 1 1 6805C604 +P 8600 5000 +F 0 "X3" H 8700 4950 60 0000 C CNN +F 1 "3_and" H 8750 5150 60 0000 C CNN +F 2 "" H 8600 5000 60 0000 C CNN +F 3 "" H 8600 5000 60 0000 C CNN + 1 8600 5000 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U17 +U 1 1 6805C63F +P 9600 4950 +F 0 "U17" H 9600 4850 60 0000 C CNN +F 1 "d_inverter" H 9600 5100 60 0000 C CNN +F 2 "" H 9650 4900 60 0000 C CNN +F 3 "" H 9650 4900 60 0000 C CNN + 1 9600 4950 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X4 +U 1 1 6805C876 +P 8600 5450 +F 0 "X4" H 8700 5400 60 0000 C CNN +F 1 "3_and" H 8750 5600 60 0000 C CNN +F 2 "" H 8600 5450 60 0000 C CNN +F 3 "" H 8600 5450 60 0000 C CNN + 1 8600 5450 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U12 +U 1 1 6805C8AB +P 9550 5400 +F 0 "U12" H 9550 5300 60 0000 C CNN +F 1 "d_inverter" H 9550 5550 60 0000 C CNN +F 2 "" H 9600 5350 60 0000 C CNN +F 3 "" H 9600 5350 60 0000 C CNN + 1 9550 5400 + 1 0 0 -1 +$EndComp +Wire Wire Line + 2500 2050 3000 2050 +Wire Wire Line + 3000 2050 3000 2100 +Wire Wire Line + 7000 1150 7000 1750 +Wire Wire Line + 7000 1750 8300 1750 +Wire Wire Line + 3800 750 3800 2100 +Wire Wire Line + 3800 750 8250 750 +Wire Wire Line + 8250 750 8250 1150 +Wire Wire Line + 8250 1150 8300 1150 +Connection ~ 3800 2100 +Wire Wire Line + 4100 900 4100 2550 +Wire Wire Line + 4100 900 8150 900 +Wire Wire Line + 8150 900 8150 1250 +Wire Wire Line + 8150 1250 8300 1250 +Connection ~ 4100 2550 +Wire Wire Line + 6550 1950 6550 3000 +Wire Wire Line + 6550 3000 8300 3000 +Wire Wire Line + 6550 1950 8300 1950 +Connection ~ 6550 2100 +Wire Wire Line + 6400 2550 6400 3100 +Wire Wire Line + 6400 3100 8300 3100 +Wire Wire Line + 6750 3100 6750 2550 +Wire Wire Line + 6750 2550 8300 2550 +Connection ~ 6750 3100 +Wire Wire Line + 7650 2900 8300 2900 +Wire Wire Line + 7650 1350 7650 2900 +Wire Wire Line + 7650 1350 8300 1350 +Wire Wire Line + 8300 2350 7650 2350 +Connection ~ 7650 2350 +Wire Wire Line + 4100 1350 6200 1350 +Wire Wire Line + 6200 1350 6200 1850 +Wire Wire Line + 6200 1850 8300 1850 +Connection ~ 4100 1350 +Wire Wire Line + 3800 1900 6150 1900 +Wire Wire Line + 6150 1900 6150 2450 +Wire Wire Line + 6150 2450 8300 2450 +Connection ~ 3800 1900 +Wire Wire Line + 9150 1250 9300 1250 +Wire Wire Line + 9900 1250 10300 1250 +Wire Wire Line + 9150 1850 9300 1850 +Wire Wire Line + 9900 1850 10300 1850 +Wire Wire Line + 9150 2450 9350 2450 +Wire Wire Line + 9950 2450 10300 2450 +Wire Wire Line + 9150 3000 9300 3000 +Wire Wire Line + 9900 3000 10300 3000 +Wire Wire Line + 9100 3900 9350 3900 +Wire Wire Line + 9950 3900 10300 3900 +Wire Wire Line + 9100 4400 9300 4400 +Wire Wire Line + 9900 4400 10300 4400 +Wire Wire Line + 10300 4400 10300 4350 +Wire Wire Line + 9100 4950 9300 4950 +Wire Wire Line + 9900 4950 10300 4950 +Wire Wire Line + 9100 5400 9250 5400 +Wire Wire Line + 9850 5400 10300 5400 +Wire Wire Line + 8250 4200 8250 4300 +Wire Wire Line + 3800 3800 3800 5000 +Wire Wire Line + 3800 3800 8250 3800 +Connection ~ 3800 5000 +Wire Wire Line + 4300 3900 4300 5450 +Wire Wire Line + 4300 3900 8250 3900 +Connection ~ 4300 5450 +Wire Wire Line + 4300 4400 8250 4400 +Connection ~ 4300 4400 +Wire Wire Line + 3800 4800 7800 4800 +Wire Wire Line + 7800 4800 7800 4950 +Wire Wire Line + 7800 4950 8250 4950 +Connection ~ 3800 4800 +Wire Wire Line + 7800 5050 7800 5500 +Wire Wire Line + 7800 5500 8250 5500 +Wire Wire Line + 7800 5050 8250 5050 +Connection ~ 7800 5450 +Wire Wire Line + 7050 4500 8250 4500 +Wire Wire Line + 7050 5400 8250 5400 +Connection ~ 7050 5000 +Wire Wire Line + 8250 4000 7550 4000 +Wire Wire Line + 7550 4000 7550 5300 +Wire Wire Line + 7550 5300 8250 5300 +Wire Wire Line + 8250 4850 8250 4650 +Wire Wire Line + 8250 4650 7550 4650 +Connection ~ 7550 4650 +$Comp +L PORT U1 +U 1 1 6805D472 +P 1350 1150 +F 0 "U1" H 1400 1250 30 0000 C CNN +F 1 "PORT" H 1350 1150 30 0000 C CNN +F 2 "" H 1350 1150 60 0000 C CNN +F 3 "" H 1350 1150 60 0000 C CNN + 1 1350 1150 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 6805D4C5 +P 2250 2050 +F 0 "U1" H 2300 2150 30 0000 C CNN +F 1 "PORT" H 2250 2050 30 0000 C CNN +F 2 "" H 2250 2050 60 0000 C CNN +F 3 "" H 2250 2050 60 0000 C CNN + 2 2250 2050 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 6805D51C +P 2250 2550 +F 0 "U1" H 2300 2650 30 0000 C CNN +F 1 "PORT" H 2250 2550 30 0000 C CNN +F 2 "" H 2250 2550 60 0000 C CNN +F 3 "" H 2250 2550 60 0000 C CNN + 3 2250 2550 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 6805D640 +P 1450 4200 +F 0 "U1" H 1500 4300 30 0000 C CNN +F 1 "PORT" H 1450 4200 30 0000 C CNN +F 2 "" H 1450 4200 60 0000 C CNN +F 3 "" H 1450 4200 60 0000 C CNN + 4 1450 4200 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 5 1 6805D69B +P 2350 5000 +F 0 "U1" H 2400 5100 30 0000 C CNN +F 1 "PORT" H 2350 5000 30 0000 C CNN +F 2 "" H 2350 5000 60 0000 C CNN +F 3 "" H 2350 5000 60 0000 C CNN + 5 2350 5000 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 6 1 6805D7CD +P 2350 5450 +F 0 "U1" H 2400 5550 30 0000 C CNN +F 1 "PORT" H 2350 5450 30 0000 C CNN +F 2 "" H 2350 5450 60 0000 C CNN +F 3 "" H 2350 5450 60 0000 C CNN + 6 2350 5450 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 7 1 6805D9F0 +P 10550 1250 +F 0 "U1" H 10600 1350 30 0000 C CNN +F 1 "PORT" H 10550 1250 30 0000 C CNN +F 2 "" H 10550 1250 60 0000 C CNN +F 3 "" H 10550 1250 60 0000 C CNN + 7 10550 1250 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 8 1 6805DA57 +P 10550 1850 +F 0 "U1" H 10600 1950 30 0000 C CNN +F 1 "PORT" H 10550 1850 30 0000 C CNN +F 2 "" H 10550 1850 60 0000 C CNN +F 3 "" H 10550 1850 60 0000 C CNN + 8 10550 1850 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 9 1 6805DABE +P 10550 2450 +F 0 "U1" H 10600 2550 30 0000 C CNN +F 1 "PORT" H 10550 2450 30 0000 C CNN +F 2 "" H 10550 2450 60 0000 C CNN +F 3 "" H 10550 2450 60 0000 C CNN + 9 10550 2450 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 10 1 6805DC41 +P 10550 3000 +F 0 "U1" H 10600 3100 30 0000 C CNN +F 1 "PORT" H 10550 3000 30 0000 C CNN +F 2 "" H 10550 3000 60 0000 C CNN +F 3 "" H 10550 3000 60 0000 C CNN + 10 10550 3000 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 11 1 6805DCB2 +P 10550 3900 +F 0 "U1" H 10600 4000 30 0000 C CNN +F 1 "PORT" H 10550 3900 30 0000 C CNN +F 2 "" H 10550 3900 60 0000 C CNN +F 3 "" H 10550 3900 60 0000 C CNN + 11 10550 3900 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 12 1 6805DD1D +P 10550 4350 +F 0 "U1" H 10600 4450 30 0000 C CNN +F 1 "PORT" H 10550 4350 30 0000 C CNN +F 2 "" H 10550 4350 60 0000 C CNN +F 3 "" H 10550 4350 60 0000 C CNN + 12 10550 4350 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 13 1 6805DD94 +P 10550 4950 +F 0 "U1" H 10600 5050 30 0000 C CNN +F 1 "PORT" H 10550 4950 30 0000 C CNN +F 2 "" H 10550 4950 60 0000 C CNN +F 3 "" H 10550 4950 60 0000 C CNN + 13 10550 4950 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 14 1 6805DF1C +P 10550 5400 +F 0 "U1" H 10600 5500 30 0000 C CNN +F 1 "PORT" H 10550 5400 30 0000 C CNN +F 2 "" H 10550 5400 60 0000 C CNN +F 3 "" H 10550 5400 60 0000 C CNN + 14 10550 5400 + -1 0 0 1 +$EndComp +$Comp +L d_inverter U2 +U 1 1 6805F0D7 +P 2600 1150 +F 0 "U2" H 2600 1050 60 0000 C CNN +F 1 "d_inverter" H 2600 1300 60 0000 C CNN +F 2 "" H 2650 1100 60 0000 C CNN +F 3 "" H 2650 1100 60 0000 C CNN + 1 2600 1150 + 1 0 0 -1 +$EndComp +Wire Wire Line + 1600 1150 2300 1150 +Wire Wire Line + 2900 1150 7000 1150 +$Comp +L d_inverter U3 +U 1 1 6805F313 +P 3300 2100 +F 0 "U3" H 3300 2000 60 0000 C CNN +F 1 "d_inverter" H 3300 2250 60 0000 C CNN +F 2 "" H 3350 2050 60 0000 C CNN +F 3 "" H 3350 2050 60 0000 C CNN + 1 3300 2100 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U5 +U 1 1 6805F378 +P 4750 2100 +F 0 "U5" H 4750 2000 60 0000 C CNN +F 1 "d_inverter" H 4750 2250 60 0000 C CNN +F 2 "" H 4800 2050 60 0000 C CNN +F 3 "" H 4800 2050 60 0000 C CNN + 1 4750 2100 + 1 0 0 -1 +$EndComp +Wire Wire Line + 3600 2100 4450 2100 +Wire Wire Line + 5050 2100 6550 2100 +$Comp +L d_inverter U4 +U 1 1 6805F4EB +P 3350 2550 +F 0 "U4" H 3350 2450 60 0000 C CNN +F 1 "d_inverter" H 3350 2700 60 0000 C CNN +F 2 "" H 3400 2500 60 0000 C CNN +F 3 "" H 3400 2500 60 0000 C CNN + 1 3350 2550 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U6 +U 1 1 6805F546 +P 4750 2550 +F 0 "U6" H 4750 2450 60 0000 C CNN +F 1 "d_inverter" H 4750 2700 60 0000 C CNN +F 2 "" H 4800 2500 60 0000 C CNN +F 3 "" H 4800 2500 60 0000 C CNN + 1 4750 2550 + 1 0 0 -1 +$EndComp +Wire Wire Line + 2500 2550 3050 2550 +Wire Wire Line + 3650 2550 4450 2550 +Wire Wire Line + 5050 2550 6400 2550 +$Comp +L d_inverter U7 +U 1 1 6805F904 +P 2450 4200 +F 0 "U7" H 2450 4100 60 0000 C CNN +F 1 "d_inverter" H 2450 4350 60 0000 C CNN +F 2 "" H 2500 4150 60 0000 C CNN +F 3 "" H 2500 4150 60 0000 C CNN + 1 2450 4200 + 1 0 0 -1 +$EndComp +Wire Wire Line + 1700 4200 2150 4200 +Wire Wire Line + 2750 4200 8250 4200 +$Comp +L d_inverter U9 +U 1 1 6805FB1C +P 3250 5000 +F 0 "U9" H 3250 4900 60 0000 C CNN +F 1 "d_inverter" H 3250 5150 60 0000 C CNN +F 2 "" H 3300 4950 60 0000 C CNN +F 3 "" H 3300 4950 60 0000 C CNN + 1 3250 5000 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U11 +U 1 1 6805FB7B +P 4900 5000 +F 0 "U11" H 4900 4900 60 0000 C CNN +F 1 "d_inverter" H 4900 5150 60 0000 C CNN +F 2 "" H 4950 4950 60 0000 C CNN +F 3 "" H 4950 4950 60 0000 C CNN + 1 4900 5000 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U8 +U 1 1 6805FC04 +P 3200 5450 +F 0 "U8" H 3200 5350 60 0000 C CNN +F 1 "d_inverter" H 3200 5600 60 0000 C CNN +F 2 "" H 3250 5400 60 0000 C CNN +F 3 "" H 3250 5400 60 0000 C CNN + 1 3200 5450 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U10 +U 1 1 6805FC67 +P 4850 5450 +F 0 "U10" H 4850 5350 60 0000 C CNN +F 1 "d_inverter" H 4850 5600 60 0000 C CNN +F 2 "" H 4900 5400 60 0000 C CNN +F 3 "" H 4900 5400 60 0000 C CNN + 1 4850 5450 + 1 0 0 -1 +$EndComp +Wire Wire Line + 2600 5000 2950 5000 +Wire Wire Line + 2600 5450 2900 5450 +Wire Wire Line + 3550 5000 4600 5000 +Wire Wire Line + 3500 5450 4550 5450 +Wire Wire Line + 7050 5000 5200 5000 +Wire Wire Line + 7050 4500 7050 5400 +Wire Wire Line + 5150 5450 7800 5450 +Connection ~ 7550 4200 +Connection ~ 7650 1750 +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/HD74LS139/74139.sub b/library/SubcircuitLibrary/HD74LS139/74139.sub new file mode 100644 index 00000000..f044a755 --- /dev/null +++ b/library/SubcircuitLibrary/HD74LS139/74139.sub @@ -0,0 +1,87 @@ +* Subcircuit 74139 +.subckt 74139 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ +* c:\fossee\esim\library\subcircuitlibrary\74139\74139.cir +.include 3_and.sub +x5 net-_u3-pad2_ net-_u4-pad2_ net-_u2-pad2_ net-_u13-pad1_ 3_and +* u13 net-_u13-pad1_ net-_u1-pad7_ d_inverter +x6 net-_u2-pad2_ net-_u4-pad2_ net-_u5-pad2_ net-_u14-pad1_ 3_and +* u14 net-_u14-pad1_ net-_u1-pad8_ d_inverter +x7 net-_u2-pad2_ net-_u3-pad2_ net-_u6-pad2_ net-_u18-pad1_ 3_and +* u18 net-_u18-pad1_ net-_u1-pad9_ d_inverter +x8 net-_u2-pad2_ net-_u5-pad2_ net-_u6-pad2_ net-_u15-pad1_ 3_and +* u15 net-_u15-pad1_ net-_u1-pad10_ d_inverter +x1 net-_u11-pad1_ net-_u10-pad1_ net-_u7-pad2_ net-_u19-pad1_ 3_and +* u19 net-_u19-pad1_ net-_u1-pad11_ d_inverter +x2 net-_u7-pad2_ net-_u10-pad1_ net-_u11-pad2_ net-_u16-pad1_ 3_and +* u16 net-_u16-pad1_ net-_u1-pad12_ d_inverter +x3 net-_u7-pad2_ net-_u11-pad1_ net-_u10-pad2_ net-_u17-pad1_ 3_and +* u17 net-_u17-pad1_ net-_u1-pad13_ d_inverter +x4 net-_u7-pad2_ net-_u11-pad2_ net-_u10-pad2_ net-_u12-pad1_ 3_and +* u12 net-_u12-pad1_ net-_u1-pad14_ d_inverter +* u2 net-_u1-pad1_ net-_u2-pad2_ d_inverter +* u3 net-_u1-pad2_ net-_u3-pad2_ d_inverter +* u5 net-_u3-pad2_ net-_u5-pad2_ d_inverter +* u4 net-_u1-pad3_ net-_u4-pad2_ d_inverter +* u6 net-_u4-pad2_ net-_u6-pad2_ d_inverter +* u7 net-_u1-pad4_ net-_u7-pad2_ d_inverter +* u9 net-_u1-pad5_ net-_u11-pad1_ d_inverter +* u11 net-_u11-pad1_ net-_u11-pad2_ d_inverter +* u8 net-_u1-pad6_ net-_u10-pad1_ d_inverter +* u10 net-_u10-pad1_ net-_u10-pad2_ d_inverter +a1 net-_u13-pad1_ net-_u1-pad7_ u13 +a2 net-_u14-pad1_ net-_u1-pad8_ u14 +a3 net-_u18-pad1_ net-_u1-pad9_ u18 +a4 net-_u15-pad1_ net-_u1-pad10_ u15 +a5 net-_u19-pad1_ net-_u1-pad11_ u19 +a6 net-_u16-pad1_ net-_u1-pad12_ u16 +a7 net-_u17-pad1_ net-_u1-pad13_ u17 +a8 net-_u12-pad1_ net-_u1-pad14_ u12 +a9 net-_u1-pad1_ net-_u2-pad2_ u2 +a10 net-_u1-pad2_ net-_u3-pad2_ u3 +a11 net-_u3-pad2_ net-_u5-pad2_ u5 +a12 net-_u1-pad3_ net-_u4-pad2_ u4 +a13 net-_u4-pad2_ net-_u6-pad2_ u6 +a14 net-_u1-pad4_ net-_u7-pad2_ u7 +a15 net-_u1-pad5_ net-_u11-pad1_ u9 +a16 net-_u11-pad1_ net-_u11-pad2_ u11 +a17 net-_u1-pad6_ net-_u10-pad1_ u8 +a18 net-_u10-pad1_ net-_u10-pad2_ u10 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u13 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u14 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u18 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u15 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u19 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u16 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u17 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u12 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u9 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u11 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u10 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Control Statements + +.ends 74139
\ No newline at end of file diff --git a/library/SubcircuitLibrary/HD74LS139/74139_Previous_Values.xml b/library/SubcircuitLibrary/HD74LS139/74139_Previous_Values.xml new file mode 100644 index 00000000..7328b6f2 --- /dev/null +++ b/library/SubcircuitLibrary/HD74LS139/74139_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model><u13 name="type">d_inverter<field1 name="Enter Rise Delay (default=1.0e-9)" /><field2 name="Enter Fall Delay (default=1.0e-9)" /><field3 name="Enter Input Load (default=1.0e-12)" /></u13><u14 name="type">d_inverter<field4 name="Enter Rise Delay (default=1.0e-9)" /><field5 name="Enter Fall Delay (default=1.0e-9)" /><field6 name="Enter Input Load (default=1.0e-12)" /></u14><u18 name="type">d_inverter<field7 name="Enter Rise Delay (default=1.0e-9)" /><field8 name="Enter Fall Delay (default=1.0e-9)" /><field9 name="Enter Input Load (default=1.0e-12)" /></u18><u15 name="type">d_inverter<field10 name="Enter Rise Delay (default=1.0e-9)" /><field11 name="Enter Fall Delay (default=1.0e-9)" /><field12 name="Enter Input Load (default=1.0e-12)" /></u15><u19 name="type">d_inverter<field13 name="Enter Rise Delay (default=1.0e-9)" /><field14 name="Enter Fall Delay (default=1.0e-9)" /><field15 name="Enter Input Load (default=1.0e-12)" /></u19><u16 name="type">d_inverter<field16 name="Enter Rise Delay (default=1.0e-9)" /><field17 name="Enter Fall Delay (default=1.0e-9)" /><field18 name="Enter Input Load (default=1.0e-12)" /></u16><u17 name="type">d_inverter<field19 name="Enter Rise Delay (default=1.0e-9)" /><field20 name="Enter Fall Delay (default=1.0e-9)" /><field21 name="Enter Input Load (default=1.0e-12)" /></u17><u12 name="type">d_inverter<field22 name="Enter Rise Delay (default=1.0e-9)" /><field23 name="Enter Fall Delay (default=1.0e-9)" /><field24 name="Enter Input Load (default=1.0e-12)" /></u12><u2 name="type">d_inverter<field25 name="Enter Rise Delay (default=1.0e-9)" /><field26 name="Enter Fall Delay (default=1.0e-9)" /><field27 name="Enter Input Load (default=1.0e-12)" /></u2><u3 name="type">d_inverter<field28 name="Enter Rise Delay (default=1.0e-9)" /><field29 name="Enter Fall Delay (default=1.0e-9)" /><field30 name="Enter Input Load (default=1.0e-12)" /></u3><u4 name="type">d_inverter<field31 name="Enter Rise Delay (default=1.0e-9)" /><field32 name="Enter Fall Delay (default=1.0e-9)" /><field33 name="Enter Input Load (default=1.0e-12)" /></u4><u8 name="type">d_inverter<field34 name="Enter Rise Delay (default=1.0e-9)" /><field35 name="Enter Fall Delay (default=1.0e-9)" /><field36 name="Enter Input Load (default=1.0e-12)" /></u8><u9 name="type">d_inverter<field37 name="Enter Rise Delay (default=1.0e-9)" /><field38 name="Enter Fall Delay (default=1.0e-9)" /><field39 name="Enter Input Load (default=1.0e-12)" /></u9><u5 name="type">d_inverter<field40 name="Enter Rise Delay (default=1.0e-9)" /><field41 name="Enter Fall Delay (default=1.0e-9)" /><field42 name="Enter Input Load (default=1.0e-12)" /></u5><u6 name="type">d_inverter<field43 name="Enter Rise Delay (default=1.0e-9)" /><field44 name="Enter Fall Delay (default=1.0e-9)" /><field45 name="Enter Input Load (default=1.0e-12)" /></u6><u7 name="type">d_inverter<field46 name="Enter Rise Delay (default=1.0e-9)" /><field47 name="Enter Fall Delay (default=1.0e-9)" /><field48 name="Enter Input Load (default=1.0e-12)" /></u7><u10 name="type">d_inverter<field49 name="Enter Rise Delay (default=1.0e-9)" /><field50 name="Enter Fall Delay (default=1.0e-9)" /><field51 name="Enter Input Load (default=1.0e-12)" /></u10><u11 name="type">d_inverter<field52 name="Enter Rise Delay (default=1.0e-9)" /><field53 name="Enter Fall Delay (default=1.0e-9)" /><field54 name="Enter Input Load (default=1.0e-12)" /></u11><u2 name="type">d_buffer<field49 name="Enter Rise Delay (default=1.0e-9)" /><field50 name="Enter Fall Delay (default=1.0e-9)" /><field51 name="Enter Input Load (default=1.0e-12)" /></u2><u5 name="type">d_buffer<field52 name="Enter Rise Delay (default=1.0e-9)" /><field53 name="Enter Fall Delay (default=1.0e-9)" /><field54 name="Enter Input Load (default=1.0e-12)" /></u5></model><devicemodel /><subcircuit><x5><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x5><x6><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x6><x7><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x7><x8><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x8><x1><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x1><x2><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x2><x3><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x3><x4><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x4></subcircuit><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/HD74LS139/analysis b/library/SubcircuitLibrary/HD74LS139/analysis new file mode 100644 index 00000000..2e3711be --- /dev/null +++ b/library/SubcircuitLibrary/HD74LS139/analysis @@ -0,0 +1 @@ +.tran 10e-03 13e-00 0e-03
\ No newline at end of file diff --git a/library/SubcircuitLibrary/LM13600/D.lib b/library/SubcircuitLibrary/LM13600/D.lib new file mode 100644 index 00000000..f53bf3e0 --- /dev/null +++ b/library/SubcircuitLibrary/LM13600/D.lib @@ -0,0 +1,2 @@ +.model 1N4148 D(is=2.495E-09 rs=4.755E-01 n=1.679E+00 tt=3.030E-09 cjo=1.700E-12 vj=1 m=1.959E-01 bv=1.000E+02 ibv=1.000E-04) + diff --git a/library/SubcircuitLibrary/LM13600/LM13600-cache.lib b/library/SubcircuitLibrary/LM13600/LM13600-cache.lib new file mode 100644 index 00000000..a55473b8 --- /dev/null +++ b/library/SubcircuitLibrary/LM13600/LM13600-cache.lib @@ -0,0 +1,107 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 P +X ~ 2 250 0 100 L 30 30 2 1 P +X ~ 3 250 0 100 L 30 30 3 1 P +X ~ 4 250 0 100 L 30 30 4 1 P +X ~ 5 250 0 100 L 30 30 5 1 P +X ~ 6 250 0 100 L 30 30 6 1 P +X ~ 7 250 0 100 L 30 30 7 1 P +X ~ 8 250 0 100 L 30 30 8 1 P +X ~ 9 250 0 100 L 30 30 9 1 P +X ~ 10 250 0 100 L 30 30 10 1 P +X ~ 11 250 0 100 L 30 30 11 1 P +X ~ 12 250 0 100 L 30 30 12 1 P +X ~ 13 250 0 100 L 30 30 13 1 P +X ~ 14 250 0 100 L 30 30 14 1 P +X ~ 15 250 0 100 L 30 30 15 1 P +X ~ 16 250 0 100 L 30 30 16 1 P +X ~ 17 250 0 100 L 30 30 17 1 P +X ~ 18 250 0 100 L 30 30 18 1 P +X ~ 19 250 0 100 L 30 30 19 1 P +X ~ 20 250 0 100 L 30 30 20 1 P +X ~ 21 250 0 100 L 30 30 21 1 P +X ~ 22 250 0 100 L 30 30 22 1 P +X ~ 23 250 0 100 L 30 30 23 1 P +X ~ 24 250 0 100 L 30 30 24 1 P +X ~ 25 250 0 100 L 30 30 25 1 P +X ~ 26 250 0 100 L 30 30 26 1 P +ENDDRAW +ENDDEF +# +# eSim_Diode +# +DEF eSim_Diode D 0 40 N N 1 F N +F0 "D" 0 100 50 H V C CNN +F1 "eSim_Diode" 0 -100 50 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +$FPLIST + TO-???* + *SingleDiode + *_Diode_* + *SingleDiode* + D_* +$ENDFPLIST +DRAW +T 0 -100 50 60 0 0 0 A Normal 0 C C +T 0 100 50 60 0 0 0 K Normal 0 C C +P 2 0 1 6 50 50 50 -50 N +P 3 0 1 0 -50 50 50 0 -50 -50 F +X A 1 -150 0 100 R 40 40 1 1 P +X K 2 150 0 100 L 40 40 1 1 P +ENDDRAW +ENDDEF +# +# eSim_NPN +# +DEF eSim_NPN Q 0 0 Y N 1 F N +F0 "Q" -100 50 50 H V R CNN +F1 "eSim_NPN" -50 150 50 H V R CNN +F2 "" 200 100 29 H V C CNN +F3 "" 0 0 60 H V C CNN +ALIAS BC547 Q2N2222 +DRAW +C 50 0 111 0 1 10 N +P 2 0 1 0 25 25 100 100 N +P 3 0 1 0 25 -25 100 -100 100 -100 N +P 3 0 1 20 25 75 25 -75 25 -75 N +P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F +X C 1 100 200 100 D 50 50 1 1 P +X B 2 -200 0 225 R 50 50 1 1 P +X E 3 100 -200 100 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# eSim_PNP +# +DEF eSim_PNP Q 0 0 Y N 1 F N +F0 "Q" -100 50 50 H V R CNN +F1 "eSim_PNP" -50 150 50 H V R CNN +F2 "" 200 100 29 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +C 50 0 111 0 1 10 N +P 2 0 1 0 25 25 100 100 N +P 3 0 1 0 25 -25 100 -100 100 -100 N +P 3 0 1 20 25 75 25 -75 25 -75 N +P 5 0 1 0 90 -70 70 -90 50 -50 90 -70 90 -70 F +X C 1 100 200 100 D 50 50 1 1 P +X B 2 -200 0 225 R 50 50 1 1 P +X E 3 100 -200 100 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/LM13600/LM13600.cir b/library/SubcircuitLibrary/LM13600/LM13600.cir new file mode 100644 index 00000000..4b22c535 --- /dev/null +++ b/library/SubcircuitLibrary/LM13600/LM13600.cir @@ -0,0 +1,30 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\LM13600\LM13600.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 04/26/25 18:13:20 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +Q2 Net-_Q2-Pad1_ Net-_D2-Pad1_ Net-_D2-Pad2_ eSim_NPN +Q7 Net-_Q12-Pad3_ Net-_D2-Pad1_ Net-_D2-Pad2_ eSim_NPN +Q4 Net-_Q1-Pad3_ Net-_Q2-Pad1_ Net-_D2-Pad1_ eSim_NPN +D2 Net-_D2-Pad1_ Net-_D2-Pad2_ eSim_Diode +Q1 Net-_Q1-Pad1_ Net-_D1-Pad2_ Net-_Q1-Pad3_ eSim_NPN +Q6 Net-_Q10-Pad2_ Net-_D4-Pad2_ Net-_Q1-Pad3_ eSim_NPN +D1 Net-_D1-Pad1_ Net-_D1-Pad2_ eSim_Diode +D4 Net-_D1-Pad1_ Net-_D4-Pad2_ eSim_Diode +Q3 Net-_Q1-Pad1_ Net-_D3-Pad2_ Net-_D3-Pad1_ eSim_PNP +Q5 Net-_Q11-Pad2_ Net-_Q1-Pad1_ Net-_D3-Pad2_ eSim_PNP +D3 Net-_D3-Pad1_ Net-_D3-Pad2_ eSim_Diode +Q8 Net-_Q10-Pad2_ Net-_D5-Pad2_ Net-_D3-Pad1_ eSim_PNP +Q10 Net-_Q10-Pad1_ Net-_Q10-Pad2_ Net-_D5-Pad2_ eSim_PNP +D5 Net-_D3-Pad1_ Net-_D5-Pad2_ eSim_Diode +Q11 Net-_Q10-Pad1_ Net-_Q11-Pad2_ Net-_D6-Pad1_ eSim_NPN +Q9 Net-_Q11-Pad2_ Net-_D6-Pad1_ Net-_D2-Pad2_ eSim_NPN +D6 Net-_D6-Pad1_ Net-_D2-Pad2_ eSim_Diode +Q12 Net-_D3-Pad1_ Net-_Q12-Pad2_ Net-_Q12-Pad3_ eSim_NPN +Q13 Net-_D3-Pad1_ Net-_Q12-Pad3_ Net-_Q13-Pad3_ eSim_NPN +U1 Net-_D1-Pad1_ Net-_D1-Pad1_ Net-_D1-Pad2_ Net-_D1-Pad2_ Net-_Q2-Pad1_ Net-_Q2-Pad1_ Net-_D2-Pad2_ Net-_D3-Pad1_ Net-_D4-Pad2_ Net-_D4-Pad2_ Net-_Q12-Pad2_ Net-_Q10-Pad1_ Net-_Q10-Pad1_ Net-_Q12-Pad2_ Net-_Q13-Pad3_ Net-_Q13-Pad3_ PORT + +.end diff --git a/library/SubcircuitLibrary/LM13600/LM13600.cir.out b/library/SubcircuitLibrary/LM13600/LM13600.cir.out new file mode 100644 index 00000000..5ca38beb --- /dev/null +++ b/library/SubcircuitLibrary/LM13600/LM13600.cir.out @@ -0,0 +1,34 @@ +* c:\fossee\esim\library\subcircuitlibrary\lm13600\lm13600.cir + +.include NPN.lib +.include D.lib +.include PNP.lib +q2 net-_q2-pad1_ net-_d2-pad1_ net-_d2-pad2_ Q2N2222 +q7 net-_q12-pad3_ net-_d2-pad1_ net-_d2-pad2_ Q2N2222 +q4 net-_q1-pad3_ net-_q2-pad1_ net-_d2-pad1_ Q2N2222 +d2 net-_d2-pad1_ net-_d2-pad2_ 1N4148 +q1 net-_q1-pad1_ net-_d1-pad2_ net-_q1-pad3_ Q2N2222 +q6 net-_q10-pad2_ net-_d4-pad2_ net-_q1-pad3_ Q2N2222 +d1 net-_d1-pad1_ net-_d1-pad2_ 1N4148 +d4 net-_d1-pad1_ net-_d4-pad2_ 1N4148 +q3 net-_q1-pad1_ net-_d3-pad2_ net-_d3-pad1_ Q2N2907A +q5 net-_q11-pad2_ net-_q1-pad1_ net-_d3-pad2_ Q2N2907A +d3 net-_d3-pad1_ net-_d3-pad2_ 1N4148 +q8 net-_q10-pad2_ net-_d5-pad2_ net-_d3-pad1_ Q2N2907A +q10 net-_q10-pad1_ net-_q10-pad2_ net-_d5-pad2_ Q2N2907A +d5 net-_d3-pad1_ net-_d5-pad2_ 1N4148 +q11 net-_q10-pad1_ net-_q11-pad2_ net-_d6-pad1_ Q2N2222 +q9 net-_q11-pad2_ net-_d6-pad1_ net-_d2-pad2_ Q2N2222 +d6 net-_d6-pad1_ net-_d2-pad2_ 1N4148 +q12 net-_d3-pad1_ net-_q12-pad2_ net-_q12-pad3_ Q2N2222 +q13 net-_d3-pad1_ net-_q12-pad3_ net-_q13-pad3_ Q2N2222 +* u1 net-_d1-pad1_ net-_d1-pad1_ net-_d1-pad2_ net-_d1-pad2_ net-_q2-pad1_ net-_q2-pad1_ net-_d2-pad2_ net-_d3-pad1_ net-_d4-pad2_ net-_d4-pad2_ net-_q12-pad2_ net-_q10-pad1_ net-_q10-pad1_ net-_q12-pad2_ net-_q13-pad3_ net-_q13-pad3_ port +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/LM13600/LM13600.pro b/library/SubcircuitLibrary/LM13600/LM13600.pro new file mode 100644 index 00000000..e27a398b --- /dev/null +++ b/library/SubcircuitLibrary/LM13600/LM13600.pro @@ -0,0 +1,73 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts diff --git a/library/SubcircuitLibrary/LM13600/LM13600.sch b/library/SubcircuitLibrary/LM13600/LM13600.sch new file mode 100644 index 00000000..c2af105d --- /dev/null +++ b/library/SubcircuitLibrary/LM13600/LM13600.sch @@ -0,0 +1,619 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:LM13600-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L eSim_NPN Q2 +U 1 1 680CD3CA +P 3850 5225 +F 0 "Q2" H 3750 5275 50 0000 R CNN +F 1 "eSim_NPN" H 3800 5375 50 0000 R CNN +F 2 "" H 4050 5325 29 0000 C CNN +F 3 "" H 3850 5225 60 0000 C CNN + 1 3850 5225 + -1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q7 +U 1 1 680CD3CB +P 4825 5225 +F 0 "Q7" H 4725 5275 50 0000 R CNN +F 1 "eSim_NPN" H 4775 5375 50 0000 R CNN +F 2 "" H 5025 5325 29 0000 C CNN +F 3 "" H 4825 5225 60 0000 C CNN + 1 4825 5225 + 1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q4 +U 1 1 680CD3CC +P 4275 4750 +F 0 "Q4" H 4175 4800 50 0000 R CNN +F 1 "eSim_NPN" H 4225 4900 50 0000 R CNN +F 2 "" H 4475 4850 29 0000 C CNN +F 3 "" H 4275 4750 60 0000 C CNN + 1 4275 4750 + 1 0 0 -1 +$EndComp +$Comp +L eSim_Diode D2 +U 1 1 680CD3CD +P 4275 5600 +F 0 "D2" H 4275 5700 50 0000 C CNN +F 1 "eSim_Diode" H 4275 5500 50 0000 C CNN +F 2 "" H 4275 5600 60 0000 C CNN +F 3 "" H 4275 5600 60 0000 C CNN + 1 4275 5600 + 0 1 1 0 +$EndComp +$Comp +L eSim_NPN Q1 +U 1 1 680CD3CE +P 3850 3775 +F 0 "Q1" H 3750 3825 50 0000 R CNN +F 1 "eSim_NPN" H 3800 3925 50 0000 R CNN +F 2 "" H 4050 3875 29 0000 C CNN +F 3 "" H 3850 3775 60 0000 C CNN + 1 3850 3775 + 1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q6 +U 1 1 680CD3CF +P 4775 3775 +F 0 "Q6" H 4675 3825 50 0000 R CNN +F 1 "eSim_NPN" H 4725 3925 50 0000 R CNN +F 2 "" H 4975 3875 29 0000 C CNN +F 3 "" H 4775 3775 60 0000 C CNN + 1 4775 3775 + -1 0 0 -1 +$EndComp +Wire Wire Line + 4050 5225 4625 5225 +Wire Wire Line + 4275 5450 4275 5225 +Connection ~ 4275 5225 +Wire Wire Line + 4375 4950 4375 5225 +Connection ~ 4375 5225 +Wire Wire Line + 3150 4750 4075 4750 +Wire Wire Line + 3750 5025 3750 4750 +Connection ~ 3750 4750 +Wire Wire Line + 3950 3975 3950 4150 +Wire Wire Line + 3950 4150 4675 4150 +Wire Wire Line + 4675 4150 4675 3975 +Wire Wire Line + 4375 4550 4375 4150 +Connection ~ 4375 4150 +$Comp +L eSim_Diode D1 +U 1 1 680CD3D0 +P 3450 3325 +F 0 "D1" H 3450 3425 50 0000 C CNN +F 1 "eSim_Diode" H 3450 3225 50 0000 C CNN +F 2 "" H 3450 3325 60 0000 C CNN +F 3 "" H 3450 3325 60 0000 C CNN + 1 3450 3325 + 0 1 1 0 +$EndComp +$Comp +L eSim_Diode D4 +U 1 1 680CD3D1 +P 5050 3275 +F 0 "D4" H 5050 3375 50 0000 C CNN +F 1 "eSim_Diode" H 5050 3175 50 0000 C CNN +F 2 "" H 5050 3275 60 0000 C CNN +F 3 "" H 5050 3275 60 0000 C CNN + 1 5050 3275 + 0 1 1 0 +$EndComp +$Comp +L eSim_PNP Q3 +U 1 1 680CD3D2 +P 4050 2350 +F 0 "Q3" H 3950 2400 50 0000 R CNN +F 1 "eSim_PNP" H 4000 2500 50 0000 R CNN +F 2 "" H 4250 2450 29 0000 C CNN +F 3 "" H 4050 2350 60 0000 C CNN + 1 4050 2350 + -1 0 0 1 +$EndComp +$Comp +L eSim_PNP Q5 +U 1 1 680CD3D3 +P 4575 2675 +F 0 "Q5" H 4475 2725 50 0000 R CNN +F 1 "eSim_PNP" H 4525 2825 50 0000 R CNN +F 2 "" H 4775 2775 29 0000 C CNN +F 3 "" H 4575 2675 60 0000 C CNN + 1 4575 2675 + 1 0 0 1 +$EndComp +$Comp +L eSim_Diode D3 +U 1 1 680CD3D4 +P 4675 1950 +F 0 "D3" H 4675 2050 50 0000 C CNN +F 1 "eSim_Diode" H 4675 1850 50 0000 C CNN +F 2 "" H 4675 1950 60 0000 C CNN +F 3 "" H 4675 1950 60 0000 C CNN + 1 4675 1950 + 0 1 1 0 +$EndComp +Wire Wire Line + 4975 3775 5575 3775 +Wire Wire Line + 5050 3425 5050 3775 +Connection ~ 5050 3775 +Wire Wire Line + 3050 3775 3650 3775 +Wire Wire Line + 3450 3475 3450 3775 +Connection ~ 3450 3775 +Wire Wire Line + 5050 3075 5050 3125 +Wire Wire Line + 3050 3075 5050 3075 +Wire Wire Line + 3450 3075 3450 3175 +Connection ~ 3450 3075 +Wire Wire Line + 3950 2550 3950 3575 +Wire Wire Line + 4375 2675 3950 2675 +Connection ~ 3950 2675 +Wire Wire Line + 4675 2100 4675 2475 +Wire Wire Line + 4250 2350 4675 2350 +Connection ~ 4675 2350 +$Comp +L eSim_PNP Q8 +U 1 1 680CD3D5 +P 5500 2300 +F 0 "Q8" H 5400 2350 50 0000 R CNN +F 1 "eSim_PNP" H 5450 2450 50 0000 R CNN +F 2 "" H 5700 2400 29 0000 C CNN +F 3 "" H 5500 2300 60 0000 C CNN + 1 5500 2300 + -1 0 0 1 +$EndComp +$Comp +L eSim_PNP Q10 +U 1 1 680CD3D6 +P 6025 2625 +F 0 "Q10" H 5925 2675 50 0000 R CNN +F 1 "eSim_PNP" H 5975 2775 50 0000 R CNN +F 2 "" H 6225 2725 29 0000 C CNN +F 3 "" H 6025 2625 60 0000 C CNN + 1 6025 2625 + 1 0 0 1 +$EndComp +$Comp +L eSim_Diode D5 +U 1 1 680CD3D7 +P 6125 1900 +F 0 "D5" H 6125 2000 50 0000 C CNN +F 1 "eSim_Diode" H 6125 1800 50 0000 C CNN +F 2 "" H 6125 1900 60 0000 C CNN +F 3 "" H 6125 1900 60 0000 C CNN + 1 6125 1900 + 0 1 1 0 +$EndComp +Wire Wire Line + 5400 2500 5400 2975 +Wire Wire Line + 5825 2625 5400 2625 +Connection ~ 5400 2625 +Wire Wire Line + 6125 2050 6125 2425 +Wire Wire Line + 5700 2300 6125 2300 +Connection ~ 6125 2300 +Wire Wire Line + 4675 3575 4675 2975 +Wire Wire Line + 4675 2975 5400 2975 +Wire Wire Line + 3950 2150 3950 1600 +Wire Wire Line + 4675 1800 4675 1600 +Wire Wire Line + 3125 1600 7750 1600 +Wire Wire Line + 5400 1600 5400 2100 +Wire Wire Line + 6125 1600 6125 1750 +$Comp +L eSim_NPN Q11 +U 1 1 680CD3D8 +P 6025 4250 +F 0 "Q11" H 5925 4300 50 0000 R CNN +F 1 "eSim_NPN" H 5975 4400 50 0000 R CNN +F 2 "" H 6225 4350 29 0000 C CNN +F 3 "" H 6025 4250 60 0000 C CNN + 1 6025 4250 + 1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q9 +U 1 1 680CD3D9 +P 5500 4750 +F 0 "Q9" H 5400 4800 50 0000 R CNN +F 1 "eSim_NPN" H 5450 4900 50 0000 R CNN +F 2 "" H 5700 4850 29 0000 C CNN +F 3 "" H 5500 4750 60 0000 C CNN + 1 5500 4750 + -1 0 0 -1 +$EndComp +$Comp +L eSim_Diode D6 +U 1 1 680CD3DA +P 6125 5300 +F 0 "D6" H 6125 5400 50 0000 C CNN +F 1 "eSim_Diode" H 6125 5200 50 0000 C CNN +F 2 "" H 6125 5300 60 0000 C CNN +F 3 "" H 6125 5300 60 0000 C CNN + 1 6125 5300 + 0 1 1 0 +$EndComp +Wire Wire Line + 6125 2825 6125 4050 +Wire Wire Line + 4675 2875 5275 2875 +Wire Wire Line + 5275 2875 5275 3300 +Wire Wire Line + 5275 3300 5400 3300 +Wire Wire Line + 5400 3300 5400 4550 +Wire Wire Line + 6125 4450 6125 5150 +Wire Wire Line + 5700 4750 6125 4750 +Connection ~ 6125 4750 +$Comp +L eSim_NPN Q12 +U 1 1 680CD3DB +P 7100 2500 +F 0 "Q12" H 7000 2550 50 0000 R CNN +F 1 "eSim_NPN" H 7050 2650 50 0000 R CNN +F 2 "" H 7300 2600 29 0000 C CNN +F 3 "" H 7100 2500 60 0000 C CNN + 1 7100 2500 + 1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q13 +U 1 1 680CD3DC +P 7650 2950 +F 0 "Q13" H 7550 3000 50 0000 R CNN +F 1 "eSim_NPN" H 7600 3100 50 0000 R CNN +F 2 "" H 7850 3050 29 0000 C CNN +F 3 "" H 7650 2950 60 0000 C CNN + 1 7650 2950 + 1 0 0 -1 +$EndComp +Wire Wire Line + 7200 2700 7200 2950 +Wire Wire Line + 7200 2950 7450 2950 +Wire Wire Line + 4925 5025 4925 4000 +Wire Wire Line + 7300 4000 7300 2950 +Connection ~ 7300 2950 +Wire Wire Line + 4925 4000 7300 4000 +Wire Wire Line + 7750 1600 7750 2750 +Connection ~ 6125 1600 +Wire Wire Line + 7200 2300 7200 1600 +Connection ~ 7200 1600 +Connection ~ 4675 1600 +Connection ~ 5400 1600 +Connection ~ 3950 1600 +Wire Wire Line + 5825 4250 5400 4250 +Connection ~ 5400 4250 +Wire Wire Line + 6125 5950 6125 5450 +Wire Wire Line + 2925 5950 6125 5950 +Wire Wire Line + 3750 5425 3750 5950 +Connection ~ 3750 5950 +Wire Wire Line + 4275 5750 4275 5950 +Connection ~ 4275 5950 +Wire Wire Line + 4925 5425 4925 5950 +Connection ~ 4925 5950 +Wire Wire Line + 5400 4950 5400 5950 +Connection ~ 5400 5950 +Wire Wire Line + 7750 3150 7750 3400 +Wire Wire Line + 7750 3400 8375 3400 +Wire Wire Line + 6900 2500 6575 2500 +Wire Wire Line + 6575 2500 6575 2750 +Wire Wire Line + 2925 2925 3050 2925 +Wire Wire Line + 3050 2925 3050 3200 +Wire Wire Line + 3050 3200 2925 3200 +Connection ~ 3050 3075 +Wire Wire Line + 2925 3625 3050 3625 +Wire Wire Line + 3050 3625 3050 3925 +Wire Wire Line + 3050 3925 2925 3925 +Connection ~ 3050 3775 +Wire Wire Line + 2925 4575 3150 4575 +Wire Wire Line + 3150 4575 3150 4925 +Wire Wire Line + 3150 4925 2925 4925 +Connection ~ 3150 4750 +Wire Wire Line + 6400 2925 6400 2750 +Wire Wire Line + 6400 2750 6750 2750 +Wire Wire Line + 6750 2750 6750 2925 +Connection ~ 6575 2750 +$Comp +L PORT U1 +U 1 1 680CDA55 +P 2675 2925 +F 0 "U1" H 2725 3025 30 0000 C CNN +F 1 "PORT" H 2675 2925 30 0000 C CNN +F 2 "" H 2675 2925 60 0000 C CNN +F 3 "" H 2675 2925 60 0000 C CNN + 1 2675 2925 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 680CDAF2 +P 2675 3200 +F 0 "U1" H 2725 3300 30 0000 C CNN +F 1 "PORT" H 2675 3200 30 0000 C CNN +F 2 "" H 2675 3200 60 0000 C CNN +F 3 "" H 2675 3200 60 0000 C CNN + 2 2675 3200 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 680CDBB9 +P 2675 3625 +F 0 "U1" H 2725 3725 30 0000 C CNN +F 1 "PORT" H 2675 3625 30 0000 C CNN +F 2 "" H 2675 3625 60 0000 C CNN +F 3 "" H 2675 3625 60 0000 C CNN + 3 2675 3625 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 680CDBFE +P 2675 3925 +F 0 "U1" H 2725 4025 30 0000 C CNN +F 1 "PORT" H 2675 3925 30 0000 C CNN +F 2 "" H 2675 3925 60 0000 C CNN +F 3 "" H 2675 3925 60 0000 C CNN + 4 2675 3925 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 5 1 680CDCD5 +P 2675 4575 +F 0 "U1" H 2725 4675 30 0000 C CNN +F 1 "PORT" H 2675 4575 30 0000 C CNN +F 2 "" H 2675 4575 60 0000 C CNN +F 3 "" H 2675 4575 60 0000 C CNN + 5 2675 4575 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 6 1 680CDD22 +P 2675 4925 +F 0 "U1" H 2725 5025 30 0000 C CNN +F 1 "PORT" H 2675 4925 30 0000 C CNN +F 2 "" H 2675 4925 60 0000 C CNN +F 3 "" H 2675 4925 60 0000 C CNN + 6 2675 4925 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 7 1 680CDE3D +P 2675 5950 +F 0 "U1" H 2725 6050 30 0000 C CNN +F 1 "PORT" H 2675 5950 30 0000 C CNN +F 2 "" H 2675 5950 60 0000 C CNN +F 3 "" H 2675 5950 60 0000 C CNN + 7 2675 5950 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 11 1 680CE171 +P 6400 3175 +F 0 "U1" H 6450 3275 30 0000 C CNN +F 1 "PORT" H 6400 3175 30 0000 C CNN +F 2 "" H 6400 3175 60 0000 C CNN +F 3 "" H 6400 3175 60 0000 C CNN + 11 6400 3175 + 0 -1 -1 0 +$EndComp +$Comp +L PORT U1 +U 14 1 680CE204 +P 6750 3175 +F 0 "U1" H 6800 3275 30 0000 C CNN +F 1 "PORT" H 6750 3175 30 0000 C CNN +F 2 "" H 6750 3175 60 0000 C CNN +F 3 "" H 6750 3175 60 0000 C CNN + 14 6750 3175 + 0 -1 -1 0 +$EndComp +$Comp +L PORT U1 +U 9 1 680CE2B9 +P 5825 3575 +F 0 "U1" H 5875 3675 30 0000 C CNN +F 1 "PORT" H 5825 3575 30 0000 C CNN +F 2 "" H 5825 3575 60 0000 C CNN +F 3 "" H 5825 3575 60 0000 C CNN + 9 5825 3575 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 15 1 680CE31E +P 8625 3200 +F 0 "U1" H 8675 3300 30 0000 C CNN +F 1 "PORT" H 8625 3200 30 0000 C CNN +F 2 "" H 8625 3200 60 0000 C CNN +F 3 "" H 8625 3200 60 0000 C CNN + 15 8625 3200 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 8 1 680CE3F7 +P 2875 1600 +F 0 "U1" H 2925 1700 30 0000 C CNN +F 1 "PORT" H 2875 1600 30 0000 C CNN +F 2 "" H 2875 1600 60 0000 C CNN +F 3 "" H 2875 1600 60 0000 C CNN + 8 2875 1600 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 10 1 680CE6FB +P 5850 3925 +F 0 "U1" H 5900 4025 30 0000 C CNN +F 1 "PORT" H 5850 3925 30 0000 C CNN +F 2 "" H 5850 3925 60 0000 C CNN +F 3 "" H 5850 3925 60 0000 C CNN + 10 5850 3925 + -1 0 0 1 +$EndComp +Wire Wire Line + 5575 3575 5575 3925 +Wire Wire Line + 5575 3925 5600 3925 +Connection ~ 5575 3775 +Wire Wire Line + 6125 3625 6400 3625 +Connection ~ 6125 3625 +$Comp +L PORT U1 +U 12 1 680CEB4A +P 6650 3450 +F 0 "U1" H 6700 3550 30 0000 C CNN +F 1 "PORT" H 6650 3450 30 0000 C CNN +F 2 "" H 6650 3450 60 0000 C CNN +F 3 "" H 6650 3450 60 0000 C CNN + 12 6650 3450 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 13 1 680CEBB3 +P 6650 3800 +F 0 "U1" H 6700 3900 30 0000 C CNN +F 1 "PORT" H 6650 3800 30 0000 C CNN +F 2 "" H 6650 3800 60 0000 C CNN +F 3 "" H 6650 3800 60 0000 C CNN + 13 6650 3800 + -1 0 0 1 +$EndComp +Wire Wire Line + 6400 3450 6400 3800 +Connection ~ 6400 3625 +$Comp +L PORT U1 +U 16 1 680CEFCB +P 8625 3600 +F 0 "U1" H 8675 3700 30 0000 C CNN +F 1 "PORT" H 8625 3600 30 0000 C CNN +F 2 "" H 8625 3600 60 0000 C CNN +F 3 "" H 8625 3600 60 0000 C CNN + 16 8625 3600 + -1 0 0 1 +$EndComp +Wire Wire Line + 8375 3200 8375 3600 +Connection ~ 8375 3400 +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/LM13600/LM13600.sub b/library/SubcircuitLibrary/LM13600/LM13600.sub new file mode 100644 index 00000000..b0502057 --- /dev/null +++ b/library/SubcircuitLibrary/LM13600/LM13600.sub @@ -0,0 +1,28 @@ +* Subcircuit LM13600 +.subckt LM13600 net-_d1-pad1_ net-_d1-pad1_ net-_d1-pad2_ net-_d1-pad2_ net-_q2-pad1_ net-_q2-pad1_ net-_d2-pad2_ net-_d3-pad1_ net-_d4-pad2_ net-_d4-pad2_ net-_q12-pad2_ net-_q10-pad1_ net-_q10-pad1_ net-_q12-pad2_ net-_q13-pad3_ net-_q13-pad3_ +* c:\fossee\esim\library\subcircuitlibrary\lm13600\lm13600.cir +.include NPN.lib +.include D.lib +.include PNP.lib +q2 net-_q2-pad1_ net-_d2-pad1_ net-_d2-pad2_ Q2N2222 +q7 net-_q12-pad3_ net-_d2-pad1_ net-_d2-pad2_ Q2N2222 +q4 net-_q1-pad3_ net-_q2-pad1_ net-_d2-pad1_ Q2N2222 +d2 net-_d2-pad1_ net-_d2-pad2_ 1N4148 +q1 net-_q1-pad1_ net-_d1-pad2_ net-_q1-pad3_ Q2N2222 +q6 net-_q10-pad2_ net-_d4-pad2_ net-_q1-pad3_ Q2N2222 +d1 net-_d1-pad1_ net-_d1-pad2_ 1N4148 +d4 net-_d1-pad1_ net-_d4-pad2_ 1N4148 +q3 net-_q1-pad1_ net-_d3-pad2_ net-_d3-pad1_ Q2N2907A +q5 net-_q11-pad2_ net-_q1-pad1_ net-_d3-pad2_ Q2N2907A +d3 net-_d3-pad1_ net-_d3-pad2_ 1N4148 +q8 net-_q10-pad2_ net-_d5-pad2_ net-_d3-pad1_ Q2N2907A +q10 net-_q10-pad1_ net-_q10-pad2_ net-_d5-pad2_ Q2N2907A +d5 net-_d3-pad1_ net-_d5-pad2_ 1N4148 +q11 net-_q10-pad1_ net-_q11-pad2_ net-_d6-pad1_ Q2N2222 +q9 net-_q11-pad2_ net-_d6-pad1_ net-_d2-pad2_ Q2N2222 +d6 net-_d6-pad1_ net-_d2-pad2_ 1N4148 +q12 net-_d3-pad1_ net-_q12-pad2_ net-_q12-pad3_ Q2N2222 +q13 net-_d3-pad1_ net-_q12-pad3_ net-_q13-pad3_ Q2N2222 +* Control Statements + +.ends LM13600
\ No newline at end of file diff --git a/library/SubcircuitLibrary/LM13600/LM13600_Previous_Values.xml b/library/SubcircuitLibrary/LM13600/LM13600_Previous_Values.xml new file mode 100644 index 00000000..892063e9 --- /dev/null +++ b/library/SubcircuitLibrary/LM13600/LM13600_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model /><devicemodel><q2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q2><q7><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q7><q4><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q4><d2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d2><q1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q1><q6><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q6><d1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d1><d4><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d4><q3><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q3><q5><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q5><d3><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d3><q8><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q8><q10><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q10><d5><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d5><q11><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q11><q9><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q9><d6><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d6><q12><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q12><q13><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q13></devicemodel><subcircuit /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/LM13600/NPN.lib b/library/SubcircuitLibrary/LM13600/NPN.lib new file mode 100644 index 00000000..be5f3073 --- /dev/null +++ b/library/SubcircuitLibrary/LM13600/NPN.lib @@ -0,0 +1,4 @@ +.model Q2N2222 NPN( Is=14.34f Xti=3 Eg=1.11 Vaf=74.03 Bf=400 Ne=1.307 ++ Ise=14.34f Ikf=0.2847 Xtb=1.5 Br=6.092 Nc=2 Isc=0 Ikr=0 Rc=1 Cjc=7.306p ++ Mjc=0.3416 Vjc=0.75 Fc=0.5 Cje=22.01p Mje=0.377 Vje=0.75 Tr=46.91n Tf=411.1p ++ Itf=0.6 Vtf=1.7 Xtf=3 Rb=10) diff --git a/library/SubcircuitLibrary/LM13600/PNP.lib b/library/SubcircuitLibrary/LM13600/PNP.lib new file mode 100644 index 00000000..7edda0ea --- /dev/null +++ b/library/SubcircuitLibrary/LM13600/PNP.lib @@ -0,0 +1,4 @@ +.model Q2N2907A PNP(Is=650.6E-18 Xti=3 Eg=1.11 Vaf=115.7 Bf=231.7 Ne=1.829 ++ Ise=54.81f Ikf=1.079 Xtb=1.5 Br=3.563 Nc=2 Isc=0 Ikr=0 Rc=.715 ++ Cjc=14.76p Mjc=.5383 Vjc=.75 Fc=.5 Cje=19.82p Mje=.3357 Vje=.75 ++ Tr=111.3n Tf=603.7p Itf=.65 Vtf=5 Xtf=1.7 Rb=10) diff --git a/library/SubcircuitLibrary/LM13600/analysis b/library/SubcircuitLibrary/LM13600/analysis new file mode 100644 index 00000000..ebd5c0a9 --- /dev/null +++ b/library/SubcircuitLibrary/LM13600/analysis @@ -0,0 +1 @@ +.tran 0e-00 0e-00 0e-00
\ No newline at end of file diff --git a/library/SubcircuitLibrary/LM386M/14_lm386-cache.lib b/library/SubcircuitLibrary/LM386M/14_lm386-cache.lib new file mode 100644 index 00000000..828a89d6 --- /dev/null +++ b/library/SubcircuitLibrary/LM386M/14_lm386-cache.lib @@ -0,0 +1,126 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 P +X ~ 2 250 0 100 L 30 30 2 1 P +X ~ 3 250 0 100 L 30 30 3 1 P +X ~ 4 250 0 100 L 30 30 4 1 P +X ~ 5 250 0 100 L 30 30 5 1 P +X ~ 6 250 0 100 L 30 30 6 1 P +X ~ 7 250 0 100 L 30 30 7 1 P +X ~ 8 250 0 100 L 30 30 8 1 P +X ~ 9 250 0 100 L 30 30 9 1 P +X ~ 10 250 0 100 L 30 30 10 1 P +X ~ 11 250 0 100 L 30 30 11 1 P +X ~ 12 250 0 100 L 30 30 12 1 P +X ~ 13 250 0 100 L 30 30 13 1 P +X ~ 14 250 0 100 L 30 30 14 1 P +X ~ 15 250 0 100 L 30 30 15 1 P +X ~ 16 250 0 100 L 30 30 16 1 P +X ~ 17 250 0 100 L 30 30 17 1 P +X ~ 18 250 0 100 L 30 30 18 1 P +X ~ 19 250 0 100 L 30 30 19 1 P +X ~ 20 250 0 100 L 30 30 20 1 P +X ~ 21 250 0 100 L 30 30 21 1 P +X ~ 22 250 0 100 L 30 30 22 1 P +X ~ 23 250 0 100 L 30 30 23 1 P +X ~ 24 250 0 100 L 30 30 24 1 P +X ~ 25 250 0 100 L 30 30 25 1 P +X ~ 26 250 0 100 L 30 30 26 1 P +ENDDRAW +ENDDEF +# +# eSim_Diode +# +DEF eSim_Diode D 0 40 N N 1 F N +F0 "D" 0 100 50 H V C CNN +F1 "eSim_Diode" 0 -100 50 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +$FPLIST + TO-???* + *SingleDiode + *_Diode_* + *SingleDiode* + D_* +$ENDFPLIST +DRAW +T 0 -100 50 60 0 0 0 A Normal 0 C C +T 0 100 50 60 0 0 0 K Normal 0 C C +P 2 0 1 6 50 50 50 -50 N +P 3 0 1 0 -50 50 50 0 -50 -50 F +X A 1 -150 0 100 R 40 40 1 1 P +X K 2 150 0 100 L 40 40 1 1 P +ENDDRAW +ENDDEF +# +# eSim_NPN +# +DEF eSim_NPN Q 0 0 Y N 1 F N +F0 "Q" -100 50 50 H V R CNN +F1 "eSim_NPN" -50 150 50 H V R CNN +F2 "" 200 100 29 H V C CNN +F3 "" 0 0 60 H V C CNN +ALIAS BC547 Q2N2222 +DRAW +C 50 0 111 0 1 10 N +P 2 0 1 0 25 25 100 100 N +P 3 0 1 0 25 -25 100 -100 100 -100 N +P 3 0 1 20 25 75 25 -75 25 -75 N +P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F +X C 1 100 200 100 D 50 50 1 1 P +X B 2 -200 0 225 R 50 50 1 1 P +X E 3 100 -200 100 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# eSim_PNP +# +DEF eSim_PNP Q 0 0 Y N 1 F N +F0 "Q" -100 50 50 H V R CNN +F1 "eSim_PNP" -50 150 50 H V R CNN +F2 "" 200 100 29 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +C 50 0 111 0 1 10 N +P 2 0 1 0 25 25 100 100 N +P 3 0 1 0 25 -25 100 -100 100 -100 N +P 3 0 1 20 25 75 25 -75 25 -75 N +P 5 0 1 0 90 -70 70 -90 50 -50 90 -70 90 -70 F +X C 1 100 200 100 D 50 50 1 1 P +X B 2 -200 0 225 R 50 50 1 1 P +X E 3 100 -200 100 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# eSim_R +# +DEF eSim_R R 0 0 N Y 1 F N +F0 "R" 50 130 50 H V C CNN +F1 "eSim_R" 50 -50 50 H V C CNN +F2 "" 50 -20 30 H V C CNN +F3 "" 50 50 30 V V C CNN +ALIAS resistor +$FPLIST + R_* + Resistor_* +$ENDFPLIST +DRAW +S 150 10 -50 90 0 1 10 N +X ~ 1 -100 50 50 R 60 60 1 1 P +X ~ 2 200 50 50 L 60 60 1 1 P +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/LM386M/14_lm386.cir b/library/SubcircuitLibrary/LM386M/14_lm386.cir new file mode 100644 index 00000000..b85613cf --- /dev/null +++ b/library/SubcircuitLibrary/LM386M/14_lm386.cir @@ -0,0 +1,31 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\14_lm386\14_lm386.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 03/14/25 17:23:21 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +Q2 Net-_Q2-Pad1_ Net-_Q1-Pad3_ Net-_Q2-Pad3_ eSim_PNP +Q1 Net-_Q1-Pad1_ Net-_Q1-Pad2_ Net-_Q1-Pad3_ eSim_PNP +Q3 Net-_Q2-Pad1_ Net-_Q2-Pad1_ Net-_Q1-Pad1_ eSim_NPN +Q5 Net-_Q4-Pad1_ Net-_Q5-Pad2_ Net-_Q5-Pad3_ eSim_PNP +Q4 Net-_Q4-Pad1_ Net-_Q2-Pad1_ Net-_Q1-Pad1_ eSim_NPN +Q6 Net-_Q1-Pad1_ Net-_Q6-Pad2_ Net-_Q5-Pad2_ eSim_PNP +Q7 Net-_D2-Pad2_ Net-_Q4-Pad1_ Net-_Q1-Pad1_ eSim_NPN +Q8 Net-_Q10-Pad2_ Net-_D2-Pad2_ Net-_Q10-Pad1_ eSim_PNP +Q10 Net-_Q10-Pad1_ Net-_Q10-Pad2_ Net-_Q1-Pad1_ eSim_NPN +R1 Net-_Q1-Pad2_ Net-_Q1-Pad1_ 50k +R4 Net-_Q2-Pad3_ Net-_R4-Pad2_ 150 +R5 Net-_R4-Pad2_ Net-_Q5-Pad3_ 1.35k +R6 Net-_Q5-Pad3_ Net-_Q10-Pad1_ 15k +R3 Net-_R2-Pad2_ Net-_Q2-Pad3_ 15k +R2 Net-_Q9-Pad1_ Net-_R2-Pad2_ 15k +R7 Net-_Q6-Pad2_ Net-_Q1-Pad1_ 50k +D2 Net-_D1-Pad2_ Net-_D2-Pad2_ eSim_Diode +D1 Net-_D1-Pad1_ Net-_D1-Pad2_ eSim_Diode +R8 Net-_Q9-Pad1_ Net-_D1-Pad1_ 1.35k +Q9 Net-_Q9-Pad1_ Net-_D1-Pad1_ Net-_Q10-Pad1_ eSim_NPN +U1 Net-_Q5-Pad3_ Net-_Q1-Pad2_ Net-_Q6-Pad2_ Net-_Q1-Pad1_ Net-_Q10-Pad1_ Net-_Q9-Pad1_ Net-_R2-Pad2_ Net-_R4-Pad2_ PORT + +.end diff --git a/library/SubcircuitLibrary/LM386M/14_lm386.cir.out b/library/SubcircuitLibrary/LM386M/14_lm386.cir.out new file mode 100644 index 00000000..cfe04457 --- /dev/null +++ b/library/SubcircuitLibrary/LM386M/14_lm386.cir.out @@ -0,0 +1,35 @@ +* c:\fossee\esim\library\subcircuitlibrary\14_lm386\14_lm386.cir + +.include D.lib +.include NPN.lib +.include PNP.lib +q2 net-_q2-pad1_ net-_q1-pad3_ net-_q2-pad3_ Q2N2907A +q1 net-_q1-pad1_ net-_q1-pad2_ net-_q1-pad3_ Q2N2907A +q3 net-_q2-pad1_ net-_q2-pad1_ net-_q1-pad1_ Q2N2222 +q5 net-_q4-pad1_ net-_q5-pad2_ net-_q5-pad3_ Q2N2907A +q4 net-_q4-pad1_ net-_q2-pad1_ net-_q1-pad1_ Q2N2222 +q6 net-_q1-pad1_ net-_q6-pad2_ net-_q5-pad2_ Q2N2907A +q7 net-_d2-pad2_ net-_q4-pad1_ net-_q1-pad1_ Q2N2222 +q8 net-_q10-pad2_ net-_d2-pad2_ net-_q10-pad1_ Q2N2907A +q10 net-_q10-pad1_ net-_q10-pad2_ net-_q1-pad1_ Q2N2222 +r1 net-_q1-pad2_ net-_q1-pad1_ 50k +r4 net-_q2-pad3_ net-_r4-pad2_ 150 +r5 net-_r4-pad2_ net-_q5-pad3_ 1.35k +r6 net-_q5-pad3_ net-_q10-pad1_ 15k +r3 net-_r2-pad2_ net-_q2-pad3_ 15k +r2 net-_q9-pad1_ net-_r2-pad2_ 15k +r7 net-_q6-pad2_ net-_q1-pad1_ 50k +d2 net-_d1-pad2_ net-_d2-pad2_ 1N4148 +d1 net-_d1-pad1_ net-_d1-pad2_ 1N4148 +r8 net-_q9-pad1_ net-_d1-pad1_ 1.35k +q9 net-_q9-pad1_ net-_d1-pad1_ net-_q10-pad1_ Q2N2222 +* u1 net-_q5-pad3_ net-_q1-pad2_ net-_q6-pad2_ net-_q1-pad1_ net-_q10-pad1_ net-_q9-pad1_ net-_r2-pad2_ net-_r4-pad2_ port +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/LM386M/14_lm386.pro b/library/SubcircuitLibrary/LM386M/14_lm386.pro new file mode 100644 index 00000000..e27a398b --- /dev/null +++ b/library/SubcircuitLibrary/LM386M/14_lm386.pro @@ -0,0 +1,73 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts diff --git a/library/SubcircuitLibrary/LM386M/14_lm386.sch b/library/SubcircuitLibrary/LM386M/14_lm386.sch new file mode 100644 index 00000000..0f98ae05 --- /dev/null +++ b/library/SubcircuitLibrary/LM386M/14_lm386.sch @@ -0,0 +1,483 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:14_lm386-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L eSim_PNP Q2 +U 1 1 67D410DA +P 3650 3350 +F 0 "Q2" H 3550 3400 50 0000 R CNN +F 1 "eSim_PNP" H 3600 3500 50 0000 R CNN +F 2 "" H 3850 3450 29 0000 C CNN +F 3 "" H 3650 3350 60 0000 C CNN + 1 3650 3350 + 1 0 0 1 +$EndComp +$Comp +L eSim_PNP Q1 +U 1 1 67D410DB +P 2800 3900 +F 0 "Q1" H 2700 3950 50 0000 R CNN +F 1 "eSim_PNP" H 2750 4050 50 0000 R CNN +F 2 "" H 3000 4000 29 0000 C CNN +F 3 "" H 2800 3900 60 0000 C CNN + 1 2800 3900 + 1 0 0 1 +$EndComp +$Comp +L eSim_NPN Q3 +U 1 1 67D410DC +P 3850 4750 +F 0 "Q3" H 3750 4800 50 0000 R CNN +F 1 "eSim_NPN" H 3800 4900 50 0000 R CNN +F 2 "" H 4050 4850 29 0000 C CNN +F 3 "" H 3850 4750 60 0000 C CNN + 1 3850 4750 + -1 0 0 -1 +$EndComp +$Comp +L eSim_PNP Q5 +U 1 1 67D410DD +P 5500 3300 +F 0 "Q5" H 5400 3350 50 0000 R CNN +F 1 "eSim_PNP" H 5450 3450 50 0000 R CNN +F 2 "" H 5700 3400 29 0000 C CNN +F 3 "" H 5500 3300 60 0000 C CNN + 1 5500 3300 + -1 0 0 1 +$EndComp +$Comp +L eSim_NPN Q4 +U 1 1 67D410DE +P 5300 4750 +F 0 "Q4" H 5200 4800 50 0000 R CNN +F 1 "eSim_NPN" H 5250 4900 50 0000 R CNN +F 2 "" H 5500 4850 29 0000 C CNN +F 3 "" H 5300 4750 60 0000 C CNN + 1 5300 4750 + 1 0 0 -1 +$EndComp +$Comp +L eSim_PNP Q6 +U 1 1 67D410DF +P 6300 3950 +F 0 "Q6" H 6200 4000 50 0000 R CNN +F 1 "eSim_PNP" H 6250 4100 50 0000 R CNN +F 2 "" H 6500 4050 29 0000 C CNN +F 3 "" H 6300 3950 60 0000 C CNN + 1 6300 3950 + -1 0 0 1 +$EndComp +$Comp +L eSim_NPN Q7 +U 1 1 67D410E0 +P 7900 4750 +F 0 "Q7" H 7800 4800 50 0000 R CNN +F 1 "eSim_NPN" H 7850 4900 50 0000 R CNN +F 2 "" H 8100 4850 29 0000 C CNN +F 3 "" H 7900 4750 60 0000 C CNN + 1 7900 4750 + 1 0 0 -1 +$EndComp +$Comp +L eSim_PNP Q8 +U 1 1 67D410E1 +P 8400 3550 +F 0 "Q8" H 8300 3600 50 0000 R CNN +F 1 "eSim_PNP" H 8350 3700 50 0000 R CNN +F 2 "" H 8600 3650 29 0000 C CNN +F 3 "" H 8400 3550 60 0000 C CNN + 1 8400 3550 + 1 0 0 1 +$EndComp +$Comp +L eSim_NPN Q10 +U 1 1 67D410E2 +P 8800 4750 +F 0 "Q10" H 8700 4800 50 0000 R CNN +F 1 "eSim_NPN" H 8750 4900 50 0000 R CNN +F 2 "" H 9000 4850 29 0000 C CNN +F 3 "" H 8800 4750 60 0000 C CNN + 1 8800 4750 + 1 0 0 -1 +$EndComp +Wire Wire Line + 3750 3550 3750 4550 +Wire Wire Line + 4050 4750 5100 4750 +Wire Wire Line + 5700 3300 6200 3300 +Wire Wire Line + 6200 3300 6200 3750 +Wire Wire Line + 5400 4550 5400 3500 +Wire Wire Line + 2900 3700 2900 3350 +Wire Wire Line + 2900 3350 3450 3350 +$Comp +L resistor R1 +U 1 1 67D410E3 +P 2300 4500 +F 0 "R1" H 2350 4630 50 0000 C CNN +F 1 "50k" H 2350 4450 50 0000 C CNN +F 2 "" H 2350 4480 30 0000 C CNN +F 3 "" V 2350 4550 30 0000 C CNN + 1 2300 4500 + 0 -1 1 0 +$EndComp +Wire Wire Line + 2250 4400 2250 3900 +Wire Wire Line + 2050 3900 2600 3900 +Wire Wire Line + 2250 4700 2250 5450 +Wire Wire Line + 2250 5450 9800 5450 +Wire Wire Line + 2900 4100 2900 5450 +Connection ~ 2900 5450 +Wire Wire Line + 3750 4950 3750 5450 +Connection ~ 3750 5450 +Wire Wire Line + 5400 4950 5400 5450 +Connection ~ 5400 5450 +Wire Wire Line + 6200 4150 6200 5450 +Connection ~ 6200 5450 +Wire Wire Line + 8000 4950 8000 5450 +Connection ~ 8000 5450 +Wire Wire Line + 8900 4950 8900 5450 +Connection ~ 8900 5450 +$Comp +L resistor R4 +U 1 1 67D410E4 +P 4100 3000 +F 0 "R4" H 4150 3130 50 0000 C CNN +F 1 "150" H 4150 2950 50 0000 C CNN +F 2 "" H 4150 2980 30 0000 C CNN +F 3 "" V 4150 3050 30 0000 C CNN + 1 4100 3000 + 1 0 0 -1 +$EndComp +$Comp +L resistor R5 +U 1 1 67D410E5 +P 4800 3000 +F 0 "R5" H 4850 3130 50 0000 C CNN +F 1 "1.35k" H 4850 2950 50 0000 C CNN +F 2 "" H 4850 2980 30 0000 C CNN +F 3 "" V 4850 3050 30 0000 C CNN + 1 4800 3000 + 1 0 0 -1 +$EndComp +$Comp +L resistor R6 +U 1 1 67D410E6 +P 5950 3000 +F 0 "R6" H 6000 3130 50 0000 C CNN +F 1 "15k" H 6000 2950 50 0000 C CNN +F 2 "" H 6000 2980 30 0000 C CNN +F 3 "" V 6000 3050 30 0000 C CNN + 1 5950 3000 + 1 0 0 -1 +$EndComp +$Comp +L resistor R3 +U 1 1 67D410E7 +P 3800 2300 +F 0 "R3" H 3850 2430 50 0000 C CNN +F 1 "15k" H 3850 2250 50 0000 C CNN +F 2 "" H 3850 2280 30 0000 C CNN +F 3 "" V 3850 2350 30 0000 C CNN + 1 3800 2300 + 0 -1 1 0 +$EndComp +$Comp +L resistor R2 +U 1 1 67D410E8 +P 3800 1700 +F 0 "R2" H 3850 1830 50 0000 C CNN +F 1 "15k" H 3850 1650 50 0000 C CNN +F 2 "" H 3850 1680 30 0000 C CNN +F 3 "" V 3850 1750 30 0000 C CNN + 1 3800 1700 + 0 -1 1 0 +$EndComp +Wire Wire Line + 3750 3150 3750 2500 +Wire Wire Line + 4000 2950 3750 2950 +Connection ~ 3750 2950 +Wire Wire Line + 4300 2950 4700 2950 +Wire Wire Line + 5000 2950 5850 2950 +Wire Wire Line + 5400 2650 5400 3100 +Connection ~ 5400 2950 +Wire Wire Line + 3750 2200 3750 1900 +Wire Wire Line + 6500 3950 7350 3950 +Wire Wire Line + 3750 4200 4600 4200 +Wire Wire Line + 4600 4200 4600 4750 +Connection ~ 4600 4750 +Connection ~ 3750 4200 +Wire Wire Line + 5400 4350 5900 4350 +Wire Wire Line + 5900 4350 5900 4750 +Wire Wire Line + 5900 4750 7700 4750 +Connection ~ 5400 4350 +$Comp +L resistor R7 +U 1 1 67D410E9 +P 6950 4450 +F 0 "R7" H 7000 4580 50 0000 C CNN +F 1 "50k" H 7000 4400 50 0000 C CNN +F 2 "" H 7000 4430 30 0000 C CNN +F 3 "" V 7000 4500 30 0000 C CNN + 1 6950 4450 + 0 -1 1 0 +$EndComp +Wire Wire Line + 6900 4350 6900 3950 +Connection ~ 6900 3950 +Wire Wire Line + 6900 4650 6900 5450 +Connection ~ 6900 5450 +Wire Wire Line + 8500 3750 8500 4750 +Wire Wire Line + 8500 4750 8600 4750 +$Comp +L eSim_Diode D2 +U 1 1 67D410EA +P 8000 3250 +F 0 "D2" H 8000 3350 50 0000 C CNN +F 1 "eSim_Diode" H 8000 3150 50 0000 C CNN +F 2 "" H 8000 3250 60 0000 C CNN +F 3 "" H 8000 3250 60 0000 C CNN + 1 8000 3250 + 0 1 1 0 +$EndComp +$Comp +L eSim_Diode D1 +U 1 1 67D410EB +P 8000 2400 +F 0 "D1" H 8000 2500 50 0000 C CNN +F 1 "eSim_Diode" H 8000 2300 50 0000 C CNN +F 2 "" H 8000 2400 60 0000 C CNN +F 3 "" H 8000 2400 60 0000 C CNN + 1 8000 2400 + 0 1 1 0 +$EndComp +Wire Wire Line + 8000 4550 8000 3400 +Wire Wire Line + 8200 3550 8000 3550 +Connection ~ 8000 3550 +Wire Wire Line + 3750 1600 3750 1350 +Wire Wire Line + 3750 1350 9400 1350 +$Comp +L resistor R8 +U 1 1 67D410EC +P 8050 1750 +F 0 "R8" H 8100 1880 50 0000 C CNN +F 1 "1.35k" H 8100 1700 50 0000 C CNN +F 2 "" H 8100 1730 30 0000 C CNN +F 3 "" V 8100 1800 30 0000 C CNN + 1 8050 1750 + 0 -1 1 0 +$EndComp +Wire Wire Line + 8000 2250 8000 1950 +Wire Wire Line + 8000 1650 8000 1350 +Connection ~ 8000 1350 +Wire Wire Line + 8000 3100 8000 2550 +Wire Wire Line + 6150 2950 9750 2950 +$Comp +L eSim_NPN Q9 +U 1 1 67D410ED +P 8800 2100 +F 0 "Q9" H 8700 2150 50 0000 R CNN +F 1 "eSim_NPN" H 8750 2250 50 0000 R CNN +F 2 "" H 9000 2200 29 0000 C CNN +F 3 "" H 8800 2100 60 0000 C CNN + 1 8800 2100 + 1 0 0 -1 +$EndComp +Wire Wire Line + 8900 1900 8900 1350 +Connection ~ 8900 1350 +Wire Wire Line + 8900 2300 8900 4550 +Connection ~ 8900 2950 +Wire Wire Line + 8600 2100 8000 2100 +Connection ~ 8000 2100 +Connection ~ 2250 3900 +Wire Wire Line + 8500 3350 8500 3300 +Wire Wire Line + 8500 3300 8900 3300 +Connection ~ 8900 3300 +Wire Wire Line + 3450 2100 3750 2100 +Connection ~ 3750 2100 +Wire Wire Line + 4500 2600 4500 2950 +Connection ~ 4500 2950 +$Comp +L PORT U1 +U 1 1 67D423C8 +P 5400 2400 +F 0 "U1" H 5450 2500 30 0000 C CNN +F 1 "PORT" H 5400 2400 30 0000 C CNN +F 2 "" H 5400 2400 60 0000 C CNN +F 3 "" H 5400 2400 60 0000 C CNN + 1 5400 2400 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 2 1 67D4256B +P 1800 3900 +F 0 "U1" H 1850 4000 30 0000 C CNN +F 1 "PORT" H 1800 3900 30 0000 C CNN +F 2 "" H 1800 3900 60 0000 C CNN +F 3 "" H 1800 3900 60 0000 C CNN + 2 1800 3900 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 67D42704 +P 7600 3950 +F 0 "U1" H 7650 4050 30 0000 C CNN +F 1 "PORT" H 7600 3950 30 0000 C CNN +F 2 "" H 7600 3950 60 0000 C CNN +F 3 "" H 7600 3950 60 0000 C CNN + 3 7600 3950 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 67D4281E +P 10050 5450 +F 0 "U1" H 10100 5550 30 0000 C CNN +F 1 "PORT" H 10050 5450 30 0000 C CNN +F 2 "" H 10050 5450 60 0000 C CNN +F 3 "" H 10050 5450 60 0000 C CNN + 4 10050 5450 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 5 1 67D429BF +P 10000 2950 +F 0 "U1" H 10050 3050 30 0000 C CNN +F 1 "PORT" H 10000 2950 30 0000 C CNN +F 2 "" H 10000 2950 60 0000 C CNN +F 3 "" H 10000 2950 60 0000 C CNN + 5 10000 2950 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 6 1 67D42B85 +P 9650 1350 +F 0 "U1" H 9700 1450 30 0000 C CNN +F 1 "PORT" H 9650 1350 30 0000 C CNN +F 2 "" H 9650 1350 60 0000 C CNN +F 3 "" H 9650 1350 60 0000 C CNN + 6 9650 1350 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 7 1 67D42CF4 +P 3200 2100 +F 0 "U1" H 3250 2200 30 0000 C CNN +F 1 "PORT" H 3200 2100 30 0000 C CNN +F 2 "" H 3200 2100 60 0000 C CNN +F 3 "" H 3200 2100 60 0000 C CNN + 7 3200 2100 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 8 1 67D42E04 +P 4500 2350 +F 0 "U1" H 4550 2450 30 0000 C CNN +F 1 "PORT" H 4500 2350 30 0000 C CNN +F 2 "" H 4500 2350 60 0000 C CNN +F 3 "" H 4500 2350 60 0000 C CNN + 8 4500 2350 + 0 1 1 0 +$EndComp +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/LM386M/14_lm386.sub b/library/SubcircuitLibrary/LM386M/14_lm386.sub new file mode 100644 index 00000000..3123dfcd --- /dev/null +++ b/library/SubcircuitLibrary/LM386M/14_lm386.sub @@ -0,0 +1,29 @@ +* Subcircuit 14_lm386 +.subckt 14_lm386 net-_q5-pad3_ net-_q1-pad2_ net-_q6-pad2_ net-_q1-pad1_ net-_q10-pad1_ net-_q9-pad1_ net-_r2-pad2_ net-_r4-pad2_ +* c:\fossee\esim\library\subcircuitlibrary\14_lm386\14_lm386.cir +.include D.lib +.include NPN.lib +.include PNP.lib +q2 net-_q2-pad1_ net-_q1-pad3_ net-_q2-pad3_ Q2N2907A +q1 net-_q1-pad1_ net-_q1-pad2_ net-_q1-pad3_ Q2N2907A +q3 net-_q2-pad1_ net-_q2-pad1_ net-_q1-pad1_ Q2N2222 +q5 net-_q4-pad1_ net-_q5-pad2_ net-_q5-pad3_ Q2N2907A +q4 net-_q4-pad1_ net-_q2-pad1_ net-_q1-pad1_ Q2N2222 +q6 net-_q1-pad1_ net-_q6-pad2_ net-_q5-pad2_ Q2N2907A +q7 net-_d2-pad2_ net-_q4-pad1_ net-_q1-pad1_ Q2N2222 +q8 net-_q10-pad2_ net-_d2-pad2_ net-_q10-pad1_ Q2N2907A +q10 net-_q10-pad1_ net-_q10-pad2_ net-_q1-pad1_ Q2N2222 +r1 net-_q1-pad2_ net-_q1-pad1_ 50k +r4 net-_q2-pad3_ net-_r4-pad2_ 150 +r5 net-_r4-pad2_ net-_q5-pad3_ 1.35k +r6 net-_q5-pad3_ net-_q10-pad1_ 15k +r3 net-_r2-pad2_ net-_q2-pad3_ 15k +r2 net-_q9-pad1_ net-_r2-pad2_ 15k +r7 net-_q6-pad2_ net-_q1-pad1_ 50k +d2 net-_d1-pad2_ net-_d2-pad2_ 1N4148 +d1 net-_d1-pad1_ net-_d1-pad2_ 1N4148 +r8 net-_q9-pad1_ net-_d1-pad1_ 1.35k +q9 net-_q9-pad1_ net-_d1-pad1_ net-_q10-pad1_ Q2N2222 +* Control Statements + +.ends 14_lm386
\ No newline at end of file diff --git a/library/SubcircuitLibrary/LM386M/14_lm386_Previous_Values.xml b/library/SubcircuitLibrary/LM386M/14_lm386_Previous_Values.xml new file mode 100644 index 00000000..0cb696f5 --- /dev/null +++ b/library/SubcircuitLibrary/LM386M/14_lm386_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model /><devicemodel><q2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q2><q1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q1><q3><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q3><q5><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q5><q4><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q4><q6><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q6><q7><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q7><q8><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q8><q10><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q10><d2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d2><d1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d1><q9><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q9></devicemodel><subcircuit /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/LM386M/D.lib b/library/SubcircuitLibrary/LM386M/D.lib new file mode 100644 index 00000000..f53bf3e0 --- /dev/null +++ b/library/SubcircuitLibrary/LM386M/D.lib @@ -0,0 +1,2 @@ +.model 1N4148 D(is=2.495E-09 rs=4.755E-01 n=1.679E+00 tt=3.030E-09 cjo=1.700E-12 vj=1 m=1.959E-01 bv=1.000E+02 ibv=1.000E-04) + diff --git a/library/SubcircuitLibrary/LM386M/NPN.lib b/library/SubcircuitLibrary/LM386M/NPN.lib new file mode 100644 index 00000000..be5f3073 --- /dev/null +++ b/library/SubcircuitLibrary/LM386M/NPN.lib @@ -0,0 +1,4 @@ +.model Q2N2222 NPN( Is=14.34f Xti=3 Eg=1.11 Vaf=74.03 Bf=400 Ne=1.307 ++ Ise=14.34f Ikf=0.2847 Xtb=1.5 Br=6.092 Nc=2 Isc=0 Ikr=0 Rc=1 Cjc=7.306p ++ Mjc=0.3416 Vjc=0.75 Fc=0.5 Cje=22.01p Mje=0.377 Vje=0.75 Tr=46.91n Tf=411.1p ++ Itf=0.6 Vtf=1.7 Xtf=3 Rb=10) diff --git a/library/SubcircuitLibrary/LM386M/PNP.lib b/library/SubcircuitLibrary/LM386M/PNP.lib new file mode 100644 index 00000000..7edda0ea --- /dev/null +++ b/library/SubcircuitLibrary/LM386M/PNP.lib @@ -0,0 +1,4 @@ +.model Q2N2907A PNP(Is=650.6E-18 Xti=3 Eg=1.11 Vaf=115.7 Bf=231.7 Ne=1.829 ++ Ise=54.81f Ikf=1.079 Xtb=1.5 Br=3.563 Nc=2 Isc=0 Ikr=0 Rc=.715 ++ Cjc=14.76p Mjc=.5383 Vjc=.75 Fc=.5 Cje=19.82p Mje=.3357 Vje=.75 ++ Tr=111.3n Tf=603.7p Itf=.65 Vtf=5 Xtf=1.7 Rb=10) diff --git a/library/SubcircuitLibrary/LM386M/analysis b/library/SubcircuitLibrary/LM386M/analysis new file mode 100644 index 00000000..ebd5c0a9 --- /dev/null +++ b/library/SubcircuitLibrary/LM386M/analysis @@ -0,0 +1 @@ +.tran 0e-00 0e-00 0e-00
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74ALS520N/74520N-cache.lib b/library/SubcircuitLibrary/SN74ALS520N/74520N-cache.lib new file mode 100644 index 00000000..f840f078 --- /dev/null +++ b/library/SubcircuitLibrary/SN74ALS520N/74520N-cache.lib @@ -0,0 +1,171 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# 7421 +# +DEF 7421 X 0 40 Y Y 1 F N +F0 "X" 0 250 60 H V C CNN +F1 "7421" 0 350 60 H V C CNN +F2 "" 0 0 60 H I C CNN +F3 "" 0 0 60 H I C CNN +DRAW +S -550 150 400 -650 0 1 0 N +X IN1 1 -750 50 200 R 50 50 1 1 I +X IN2 2 -750 -100 200 R 50 50 1 1 I +X IN3 3 -750 -250 200 R 50 50 1 1 I +X IN4 4 -750 -400 200 R 50 50 1 1 I +X OUT1 5 -750 -550 200 R 50 50 1 1 O +X IN1 6 600 50 200 L 50 50 1 1 I +X IN2 7 600 -100 200 L 50 50 1 1 I +X IN3 8 600 -250 200 L 50 50 1 1 I +X IN4 9 600 -400 200 L 50 50 1 1 I +X OUT2 10 600 -550 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# CD4077 +# +DEF CD4077 X 0 40 Y Y 1 F N +F0 "X" 0 0 60 H V C CNN +F1 "CD4077" 0 100 60 H V C CNN +F2 "" 0 0 60 H I C CNN +F3 "" 0 0 60 H I C CNN +DRAW +S -350 -150 450 -1050 0 1 0 N +X IN1 1 -550 -250 200 R 50 50 1 1 I +X IN2 2 -550 -350 200 R 50 50 1 1 I +X IN1 3 -550 -450 200 R 50 50 1 1 I +X IN2 4 -550 -550 200 R 50 50 1 1 I +X IN1 5 -550 -650 200 R 50 50 1 1 I +X IN2 6 -550 -750 200 R 50 50 1 1 I +X IN1 7 -550 -850 200 R 50 50 1 1 I +X IN2 8 -550 -950 200 R 50 50 1 1 I +X OUT1 9 650 -250 200 L 50 50 1 1 O +X OUT2 10 650 -500 200 L 50 50 1 1 O +X OUT3 11 650 -700 200 L 50 50 1 1 O +X OUT4 12 650 -900 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# DC +# +DEF DC v 0 40 Y Y 1 F N +F0 "v" -200 100 60 H V C CNN +F1 "DC" -200 -50 60 H V C CNN +F2 "R1" -300 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +$FPLIST + 1_pin +$ENDFPLIST +DRAW +C 0 0 150 0 1 0 N +X + 1 0 450 300 D 50 50 1 1 w +X - 2 0 -450 300 U 50 50 1 1 w +ENDDRAW +ENDDEF +# +# GND +# +DEF GND #PWR 0 0 Y Y 1 F P +F0 "#PWR" 0 -250 50 H I C CNN +F1 "GND" 0 -150 50 H V C CNN +F2 "" 0 0 50 H I C CNN +F3 "" 0 0 50 H I C CNN +DRAW +P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N +X GND 1 0 0 0 D 50 50 1 1 W N +ENDDRAW +ENDDEF +# +# adc_bridge_8 +# +DEF adc_bridge_8 U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "adc_bridge_8" 0 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -400 200 350 -700 0 1 0 N +X IN1 1 -600 50 200 R 50 50 1 1 I +X IN2 2 -600 -50 200 R 50 50 1 1 I +X IN3 3 -600 -150 200 R 50 50 1 1 I +X IN4 4 -600 -250 200 R 50 50 1 1 I +X IN5 5 -600 -350 200 R 50 50 1 1 I +X IN6 6 -600 -450 200 R 50 50 1 1 I +X IN7 7 -600 -550 200 R 50 50 1 1 I +X IN8 8 -600 -650 200 R 50 50 1 1 I +X OUT1 9 550 50 200 L 50 50 1 1 O +X OUT2 10 550 -50 200 L 50 50 1 1 O +X OUT3 11 550 -150 200 L 50 50 1 1 O +X OUT4 12 550 -250 200 L 50 50 1 1 O +X OUT5 13 550 -350 200 L 50 50 1 1 O +X OUT6 14 550 -450 200 L 50 50 1 1 O +X OUT7 15 550 -550 200 L 50 50 1 1 O +X OUT8 16 550 -650 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_and +# +DEF d_and U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_and" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# dac_bridge_1 +# +DEF dac_bridge_1 U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "dac_bridge_1" 0 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -400 200 350 -50 0 1 0 N +X IN1 1 -600 50 200 R 50 50 1 1 I +X OUT1 2 550 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# eSim_R +# +DEF eSim_R R 0 0 N Y 1 F N +F0 "R" 50 130 50 H V C CNN +F1 "eSim_R" 50 -50 50 H V C CNN +F2 "" 50 -20 30 H V C CNN +F3 "" 50 50 30 V V C CNN +ALIAS resistor +$FPLIST + R_* + Resistor_* +$ENDFPLIST +DRAW +S 150 10 -50 90 0 1 10 N +X ~ 1 -100 50 50 R 60 60 1 1 P +X ~ 2 200 50 50 L 60 60 1 1 P +ENDDRAW +ENDDEF +# +# plot_v1 +# +DEF plot_v1 U 0 40 Y Y 1 F N +F0 "U" 0 500 60 H V C CNN +F1 "plot_v1" 200 350 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +C 0 500 100 0 1 0 N +X ~ ~ 0 200 200 U 50 50 1 1 I +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/SN74ALS520N/74520N.cir b/library/SubcircuitLibrary/SN74ALS520N/74520N.cir new file mode 100644 index 00000000..1f23492e --- /dev/null +++ b/library/SubcircuitLibrary/SN74ALS520N/74520N.cir @@ -0,0 +1,31 @@ +* C:\Users\pt710\eSim-Workspace\74520N\74520N.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 03/21/25 12:10:14 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +X1 Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ Net-_U1-Pad15_ Net-_U1-Pad16_ Net-_X1-Pad9_ Net-_X1-Pad10_ Net-_X1-Pad11_ Net-_X1-Pad12_ CD4077 +X2 Net-_U2-Pad9_ Net-_U2-Pad10_ Net-_U2-Pad11_ Net-_U2-Pad12_ Net-_U2-Pad13_ Net-_U2-Pad14_ Net-_U2-Pad15_ Net-_U2-Pad16_ Net-_X2-Pad9_ Net-_X2-Pad10_ Net-_X2-Pad11_ Net-_X2-Pad12_ CD4077 +X3 Net-_X1-Pad9_ Net-_X1-Pad10_ Net-_X1-Pad11_ Net-_X1-Pad12_ Net-_U3-Pad1_ Net-_X2-Pad12_ Net-_X2-Pad11_ Net-_X2-Pad10_ Net-_X2-Pad9_ Net-_U3-Pad2_ 7421 +U1 Net-_U1-Pad1_ Net-_U1-Pad1_ Net-_U1-Pad3_ Net-_U1-Pad3_ Net-_U1-Pad5_ Net-_U1-Pad5_ Net-_U1-Pad5_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ Net-_U1-Pad15_ Net-_U1-Pad16_ adc_bridge_8 +U2 Net-_U2-Pad1_ Net-_U2-Pad2_ Net-_U2-Pad3_ Net-_U2-Pad4_ Net-_U2-Pad5_ Net-_U2-Pad6_ Net-_U2-Pad7_ Net-_U2-Pad8_ Net-_U2-Pad9_ Net-_U2-Pad10_ Net-_U2-Pad11_ Net-_U2-Pad12_ Net-_U2-Pad13_ Net-_U2-Pad14_ Net-_U2-Pad15_ Net-_U2-Pad16_ adc_bridge_8 +R1 out GND 10k +U5 out plot_v1 +v1 Net-_U1-Pad1_ GND DC +U3 Net-_U3-Pad1_ Net-_U3-Pad2_ Net-_U3-Pad3_ d_and +v2 Net-_U1-Pad3_ GND DC +v3 Net-_U1-Pad5_ GND DC +v4 Net-_U1-Pad8_ GND DC +v5 Net-_U2-Pad1_ GND DC +v6 Net-_U2-Pad2_ GND DC +v7 Net-_U2-Pad3_ GND DC +v8 Net-_U2-Pad4_ GND DC +v9 Net-_U2-Pad5_ GND DC +v10 Net-_U2-Pad6_ GND DC +v11 Net-_U2-Pad7_ GND DC +v12 Net-_U2-Pad8_ GND DC +U4 Net-_U3-Pad3_ out dac_bridge_1 + +.end diff --git a/library/SubcircuitLibrary/SN74ALS520N/74520N.cir.out b/library/SubcircuitLibrary/SN74ALS520N/74520N.cir.out new file mode 100644 index 00000000..00c8acc3 --- /dev/null +++ b/library/SubcircuitLibrary/SN74ALS520N/74520N.cir.out @@ -0,0 +1,47 @@ +* c:\users\pt710\esim-workspace\74520n\74520n.cir + +.include 7421.sub +.include CD4077.sub +x1 net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ net-_x1-pad9_ net-_x1-pad10_ net-_x1-pad11_ net-_x1-pad12_ CD4077 +x2 net-_u2-pad9_ net-_u2-pad10_ net-_u2-pad11_ net-_u2-pad12_ net-_u2-pad13_ net-_u2-pad14_ net-_u2-pad15_ net-_u2-pad16_ net-_x2-pad9_ net-_x2-pad10_ net-_x2-pad11_ net-_x2-pad12_ CD4077 +x3 net-_x1-pad9_ net-_x1-pad10_ net-_x1-pad11_ net-_x1-pad12_ net-_u3-pad1_ net-_x2-pad12_ net-_x2-pad11_ net-_x2-pad10_ net-_x2-pad9_ net-_u3-pad2_ 7421 +* u1 net-_u1-pad1_ net-_u1-pad1_ net-_u1-pad3_ net-_u1-pad3_ net-_u1-pad5_ net-_u1-pad5_ net-_u1-pad5_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ adc_bridge_8 +* u2 net-_u2-pad1_ net-_u2-pad2_ net-_u2-pad3_ net-_u2-pad4_ net-_u2-pad5_ net-_u2-pad6_ net-_u2-pad7_ net-_u2-pad8_ net-_u2-pad9_ net-_u2-pad10_ net-_u2-pad11_ net-_u2-pad12_ net-_u2-pad13_ net-_u2-pad14_ net-_u2-pad15_ net-_u2-pad16_ adc_bridge_8 +r1 out gnd 10k +* u5 out plot_v1 +v1 net-_u1-pad1_ gnd dc 5 +* u3 net-_u3-pad1_ net-_u3-pad2_ net-_u3-pad3_ d_and +v2 net-_u1-pad3_ gnd dc 5 +v3 net-_u1-pad5_ gnd dc 5 +v4 net-_u1-pad8_ gnd dc 5 +v5 net-_u2-pad1_ gnd dc 5 +v6 net-_u2-pad2_ gnd dc 5 +v7 net-_u2-pad3_ gnd dc 5 +v8 net-_u2-pad4_ gnd dc 5 +v9 net-_u2-pad5_ gnd dc 5 +v10 net-_u2-pad6_ gnd dc 5 +v11 net-_u2-pad7_ gnd dc 5 +v12 net-_u2-pad8_ gnd dc 5 +* u4 net-_u3-pad3_ out dac_bridge_1 +a1 [net-_u1-pad1_ net-_u1-pad1_ net-_u1-pad3_ net-_u1-pad3_ net-_u1-pad5_ net-_u1-pad5_ net-_u1-pad5_ net-_u1-pad8_ ] [net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ ] u1 +a2 [net-_u2-pad1_ net-_u2-pad2_ net-_u2-pad3_ net-_u2-pad4_ net-_u2-pad5_ net-_u2-pad6_ net-_u2-pad7_ net-_u2-pad8_ ] [net-_u2-pad9_ net-_u2-pad10_ net-_u2-pad11_ net-_u2-pad12_ net-_u2-pad13_ net-_u2-pad14_ net-_u2-pad15_ net-_u2-pad16_ ] u2 +a3 [net-_u3-pad1_ net-_u3-pad2_ ] net-_u3-pad3_ u3 +a4 [net-_u3-pad3_ ] [out ] u4 +* Schematic Name: adc_bridge_8, NgSpice Name: adc_bridge +.model u1 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: adc_bridge_8, NgSpice Name: adc_bridge +.model u2 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u3 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: dac_bridge_1, NgSpice Name: dac_bridge +.model u4 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) +.tran 1e-06 10e-03 1e-06 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +plot v(out) +.endc +.end diff --git a/library/SubcircuitLibrary/SN74ALS520N/74520N.pro b/library/SubcircuitLibrary/SN74ALS520N/74520N.pro new file mode 100644 index 00000000..e27a398b --- /dev/null +++ b/library/SubcircuitLibrary/SN74ALS520N/74520N.pro @@ -0,0 +1,73 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts diff --git a/library/SubcircuitLibrary/SN74ALS520N/74520N.proj b/library/SubcircuitLibrary/SN74ALS520N/74520N.proj new file mode 100644 index 00000000..8a55fd63 --- /dev/null +++ b/library/SubcircuitLibrary/SN74ALS520N/74520N.proj @@ -0,0 +1 @@ +schematicFile 74520N.sch diff --git a/library/SubcircuitLibrary/SN74ALS520N/74520N.sch b/library/SubcircuitLibrary/SN74ALS520N/74520N.sch new file mode 100644 index 00000000..2dff2365 --- /dev/null +++ b/library/SubcircuitLibrary/SN74ALS520N/74520N.sch @@ -0,0 +1,629 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L CD4077 X1 +U 1 1 67DCFD03 +P 4900 1350 +F 0 "X1" H 4900 1350 60 0000 C CNN +F 1 "CD4077" H 4900 1450 60 0000 C CNN +F 2 "" H 4900 1350 60 0001 C CNN +F 3 "" H 4900 1350 60 0001 C CNN + 1 4900 1350 + 1 0 0 -1 +$EndComp +$Comp +L CD4077 X2 +U 1 1 67DCFE03 +P 4900 2550 +F 0 "X2" H 4900 2550 60 0000 C CNN +F 1 "CD4077" H 4900 2650 60 0000 C CNN +F 2 "" H 4900 2550 60 0001 C CNN +F 3 "" H 4900 2550 60 0001 C CNN + 1 4900 2550 + 1 0 0 -1 +$EndComp +$Comp +L 7421 X3 +U 1 1 67DCFE8E +P 7150 1700 +F 0 "X3" H 7150 1950 60 0000 C CNN +F 1 "7421" H 7150 2050 60 0000 C CNN +F 2 "" H 7150 1700 60 0001 C CNN +F 3 "" H 7150 1700 60 0001 C CNN + 1 7150 1700 + 1 0 0 -1 +$EndComp +$Comp +L adc_bridge_8 U1 +U 1 1 67DCFF30 +P 3250 1650 +F 0 "U1" H 3250 1650 60 0000 C CNN +F 1 "adc_bridge_8" H 3250 1800 60 0000 C CNN +F 2 "" H 3250 1650 60 0000 C CNN +F 3 "" H 3250 1650 60 0000 C CNN + 1 3250 1650 + 1 0 0 -1 +$EndComp +$Comp +L adc_bridge_8 U2 +U 1 1 67DCFF9B +P 3250 2850 +F 0 "U2" H 3250 2850 60 0000 C CNN +F 1 "adc_bridge_8" H 3250 3000 60 0000 C CNN +F 2 "" H 3250 2850 60 0000 C CNN +F 3 "" H 3250 2850 60 0000 C CNN + 1 3250 2850 + 1 0 0 -1 +$EndComp +Wire Wire Line + 3800 1600 4350 1600 +Wire Wire Line + 3800 1700 4350 1700 +Wire Wire Line + 3800 1800 4350 1800 +Wire Wire Line + 3800 1900 4350 1900 +Wire Wire Line + 3800 2000 4350 2000 +Wire Wire Line + 3800 2100 4350 2100 +Wire Wire Line + 3800 2200 4350 2200 +Wire Wire Line + 3800 2300 4350 2300 +Wire Wire Line + 5550 1600 6400 1600 +Wire Wire Line + 6400 1600 6400 1650 +Wire Wire Line + 5550 1850 6400 1850 +Wire Wire Line + 6400 1850 6400 1800 +Wire Wire Line + 5550 2050 6400 2050 +Wire Wire Line + 6400 2050 6400 1950 +Wire Wire Line + 5550 2250 6200 2250 +Wire Wire Line + 6200 2250 6200 2100 +Wire Wire Line + 6200 2100 6400 2100 +Wire Wire Line + 3800 2800 4350 2800 +Wire Wire Line + 3800 2900 4350 2900 +Wire Wire Line + 3800 3000 4350 3000 +Wire Wire Line + 3800 3100 4350 3100 +Wire Wire Line + 3800 3200 4350 3200 +Wire Wire Line + 3800 3300 4350 3300 +Wire Wire Line + 3800 3400 4350 3400 +Wire Wire Line + 3800 3500 4350 3500 +Wire Wire Line + 5550 2800 8200 2800 +Wire Wire Line + 8200 2800 8200 2100 +Wire Wire Line + 8200 2100 7750 2100 +Wire Wire Line + 5550 3050 8400 3050 +Wire Wire Line + 8400 3050 8400 1950 +Wire Wire Line + 8400 1950 7750 1950 +Wire Wire Line + 5550 3250 8650 3250 +Wire Wire Line + 8650 3250 8650 1800 +Wire Wire Line + 8650 1800 7750 1800 +Wire Wire Line + 5550 3450 8900 3450 +Wire Wire Line + 8900 3450 8900 1650 +Wire Wire Line + 8900 1650 7750 1650 +Wire Wire Line + 6400 2250 6400 4350 +Wire Wire Line + 6400 4350 6650 4350 +Wire Wire Line + 7750 2250 7750 4050 +Wire Wire Line + 7750 4050 5750 4050 +Wire Wire Line + 5750 4050 5750 4450 +Wire Wire Line + 5750 4450 6650 4450 +$Comp +L GND #PWR01 +U 1 1 67DD0482 +P 10250 4350 +F 0 "#PWR01" H 10250 4100 50 0001 C CNN +F 1 "GND" H 10250 4200 50 0000 C CNN +F 2 "" H 10250 4350 50 0001 C CNN +F 3 "" H 10250 4350 50 0001 C CNN + 1 10250 4350 + 1 0 0 -1 +$EndComp +$Comp +L resistor R1 +U 1 1 67DD04C2 +P 9450 4400 +F 0 "R1" H 9500 4530 50 0000 C CNN +F 1 "10k" H 9500 4350 50 0000 C CNN +F 2 "" H 9500 4380 30 0000 C CNN +F 3 "" V 9500 4450 30 0000 C CNN + 1 9450 4400 + 1 0 0 -1 +$EndComp +Wire Wire Line + 8650 4400 9350 4400 +Wire Wire Line + 9350 4400 9350 4350 +Wire Wire Line + 9650 4350 10250 4350 +$Comp +L plot_v1 U5 +U 1 1 67DD05F6 +P 8950 4600 +F 0 "U5" H 8950 5100 60 0000 C CNN +F 1 "plot_v1" H 9150 4950 60 0000 C CNN +F 2 "" H 8950 4600 60 0000 C CNN +F 3 "" H 8950 4600 60 0000 C CNN + 1 8950 4600 + 1 0 0 -1 +$EndComp +$Comp +L DC v1 +U 1 1 67DD074A +P 1850 1600 +F 0 "v1" H 1650 1700 60 0000 C CNN +F 1 "DC" H 1700 1450 60 0000 C CNN +F 2 "R1" H 1850 1600 60 0000 C CNN +F 3 "" H 1850 1600 60 0000 C CNN + 1 1850 1600 + 0 1 1 0 +$EndComp +$Comp +L d_and U3 +U 1 1 67DD07A8 +P 7100 4450 +F 0 "U3" H 7100 4450 60 0000 C CNN +F 1 "d_and" H 7150 4550 60 0000 C CNN +F 2 "" H 7100 4450 60 0000 C CNN +F 3 "" H 7100 4450 60 0000 C CNN + 1 7100 4450 + 1 0 0 -1 +$EndComp +Text GLabel 8950 4400 0 60 Input ~ 0 +out +$Comp +L DC v2 +U 1 1 67DD0928 +P 1850 1900 +F 0 "v2" H 1700 2050 60 0000 C CNN +F 1 "DC" H 1700 1750 60 0000 C CNN +F 2 "R1" H 1850 1900 60 0000 C CNN +F 3 "" H 1850 1900 60 0000 C CNN + 1 1850 1900 + 0 1 1 0 +$EndComp +$Comp +L DC v3 +U 1 1 67DD0975 +P 1850 2200 +F 0 "v3" H 1700 2350 60 0000 C CNN +F 1 "DC" H 1750 2050 60 0000 C CNN +F 2 "R1" H 1850 2200 60 0000 C CNN +F 3 "" H 1850 2200 60 0000 C CNN + 1 1850 2200 + 0 1 1 0 +$EndComp +$Comp +L DC v4 +U 1 1 67DD0B88 +P 1850 2500 +F 0 "v4" H 1750 2700 60 0000 C CNN +F 1 "DC" H 1700 2350 60 0000 C CNN +F 2 "R1" H 1550 2500 60 0000 C CNN +F 3 "" H 1850 2500 60 0000 C CNN + 1 1850 2500 + 0 1 1 0 +$EndComp +$Comp +L DC v5 +U 1 1 67DD0C23 +P 1850 2800 +F 0 "v5" H 1700 2950 60 0000 C CNN +F 1 "DC" H 1700 2650 60 0000 C CNN +F 2 "R1" H 1550 2800 60 0000 C CNN +F 3 "" H 1850 2800 60 0000 C CNN + 1 1850 2800 + 0 1 1 0 +$EndComp +$Comp +L DC v6 +U 1 1 67DD0E6E +P 1850 3100 +F 0 "v6" H 1700 3250 60 0000 C CNN +F 1 "DC" H 1700 2950 60 0000 C CNN +F 2 "R1" H 1550 3100 60 0000 C CNN +F 3 "" H 1850 3100 60 0000 C CNN + 1 1850 3100 + 0 1 1 0 +$EndComp +$Comp +L DC v7 +U 1 1 67DD1147 +P 1850 3400 +F 0 "v7" H 1700 3550 60 0000 C CNN +F 1 "DC" H 1700 3250 60 0000 C CNN +F 2 "R1" H 1550 3400 60 0000 C CNN +F 3 "" H 1850 3400 60 0000 C CNN + 1 1850 3400 + 0 1 1 0 +$EndComp +$Comp +L DC v8 +U 1 1 67DD142C +P 1850 3700 +F 0 "v8" H 1700 3850 60 0000 C CNN +F 1 "DC" H 1700 3550 60 0000 C CNN +F 2 "R1" H 1550 3700 60 0000 C CNN +F 3 "" H 1850 3700 60 0000 C CNN + 1 1850 3700 + 0 1 1 0 +$EndComp +$Comp +L GND #PWR02 +U 1 1 67DD16E5 +P 1000 1600 +F 0 "#PWR02" H 1000 1350 50 0001 C CNN +F 1 "GND" H 1000 1450 50 0000 C CNN +F 2 "" H 1000 1600 50 0001 C CNN +F 3 "" H 1000 1600 50 0001 C CNN + 1 1000 1600 + 1 0 0 -1 +$EndComp +$Comp +L GND #PWR03 +U 1 1 67DD1719 +P 1000 1900 +F 0 "#PWR03" H 1000 1650 50 0001 C CNN +F 1 "GND" H 1000 1750 50 0000 C CNN +F 2 "" H 1000 1900 50 0001 C CNN +F 3 "" H 1000 1900 50 0001 C CNN + 1 1000 1900 + 1 0 0 -1 +$EndComp +$Comp +L GND #PWR04 +U 1 1 67DD174D +P 1000 2200 +F 0 "#PWR04" H 1000 1950 50 0001 C CNN +F 1 "GND" H 1000 2050 50 0000 C CNN +F 2 "" H 1000 2200 50 0001 C CNN +F 3 "" H 1000 2200 50 0001 C CNN + 1 1000 2200 + 1 0 0 -1 +$EndComp +$Comp +L GND #PWR05 +U 1 1 67DD1781 +P 1000 2500 +F 0 "#PWR05" H 1000 2250 50 0001 C CNN +F 1 "GND" H 1000 2350 50 0000 C CNN +F 2 "" H 1000 2500 50 0001 C CNN +F 3 "" H 1000 2500 50 0001 C CNN + 1 1000 2500 + 1 0 0 -1 +$EndComp +$Comp +L GND #PWR06 +U 1 1 67DD17B5 +P 1000 2800 +F 0 "#PWR06" H 1000 2550 50 0001 C CNN +F 1 "GND" H 1000 2650 50 0000 C CNN +F 2 "" H 1000 2800 50 0001 C CNN +F 3 "" H 1000 2800 50 0001 C CNN + 1 1000 2800 + 1 0 0 -1 +$EndComp +$Comp +L GND #PWR07 +U 1 1 67DD17E9 +P 1000 3100 +F 0 "#PWR07" H 1000 2850 50 0001 C CNN +F 1 "GND" H 1000 2950 50 0000 C CNN +F 2 "" H 1000 3100 50 0001 C CNN +F 3 "" H 1000 3100 50 0001 C CNN + 1 1000 3100 + 1 0 0 -1 +$EndComp +$Comp +L GND #PWR08 +U 1 1 67DD190D +P 1000 3400 +F 0 "#PWR08" H 1000 3150 50 0001 C CNN +F 1 "GND" H 1000 3250 50 0000 C CNN +F 2 "" H 1000 3400 50 0001 C CNN +F 3 "" H 1000 3400 50 0001 C CNN + 1 1000 3400 + 1 0 0 -1 +$EndComp +$Comp +L GND #PWR09 +U 1 1 67DD1941 +P 1000 3700 +F 0 "#PWR09" H 1000 3450 50 0001 C CNN +F 1 "GND" H 1000 3550 50 0000 C CNN +F 2 "" H 1000 3700 50 0001 C CNN +F 3 "" H 1000 3700 50 0001 C CNN + 1 1000 3700 + 1 0 0 -1 +$EndComp +Wire Wire Line + 1000 1600 1400 1600 +Wire Wire Line + 2300 1600 2650 1600 +Wire Wire Line + 2300 1700 2650 1700 +Wire Wire Line + 2250 1900 2500 1900 +Wire Wire Line + 2500 1900 2500 1800 +Wire Wire Line + 2500 1800 2650 1800 +Wire Wire Line + 2300 2200 2650 2200 +Wire Wire Line + 2300 2500 2300 2300 +Wire Wire Line + 2300 2300 2650 2300 +Wire Wire Line + 1000 1900 1400 1900 +Wire Wire Line + 1000 2200 1400 2200 +Wire Wire Line + 1000 2500 1400 2500 +Wire Wire Line + 2250 1950 2650 1950 +Wire Wire Line + 2650 2000 2400 2000 +Wire Wire Line + 2650 1950 2650 1900 +Wire Wire Line + 2550 2050 2650 2050 +Wire Wire Line + 2650 2050 2650 2100 +Wire Wire Line + 1000 2800 1400 2800 +Wire Wire Line + 1000 3100 1400 3100 +Wire Wire Line + 1000 3400 1400 3400 +Wire Wire Line + 1400 3700 1000 3700 +Wire Wire Line + 2300 2800 2650 2800 +Wire Wire Line + 2300 3100 2300 2900 +Wire Wire Line + 2300 2900 2650 2900 +Wire Wire Line + 2300 3400 2350 3400 +Wire Wire Line + 2350 3400 2350 3000 +Wire Wire Line + 2350 3000 2650 3000 +Wire Wire Line + 2300 3700 2400 3700 +Wire Wire Line + 2400 3700 2400 3100 +Wire Wire Line + 2400 3100 2650 3100 +$Comp +L DC v9 +U 1 1 67DD2460 +P 1850 4000 +F 0 "v9" H 1700 4150 60 0000 C CNN +F 1 "DC" H 1700 3850 60 0000 C CNN +F 2 "R1" H 1550 4000 60 0000 C CNN +F 3 "" H 1850 4000 60 0000 C CNN + 1 1850 4000 + 0 1 1 0 +$EndComp +$Comp +L DC v10 +U 1 1 67DD24B5 +P 1850 4300 +F 0 "v10" H 1700 4450 60 0000 C CNN +F 1 "DC" H 1700 4150 60 0000 C CNN +F 2 "R1" H 1550 4300 60 0000 C CNN +F 3 "" H 1850 4300 60 0000 C CNN + 1 1850 4300 + 0 1 1 0 +$EndComp +$Comp +L DC v11 +U 1 1 67DD258A +P 1850 4600 +F 0 "v11" H 1700 4750 60 0000 C CNN +F 1 "DC" H 1700 4450 60 0000 C CNN +F 2 "R1" H 1550 4600 60 0000 C CNN +F 3 "" H 1850 4600 60 0000 C CNN + 1 1850 4600 + 0 1 1 0 +$EndComp +$Comp +L DC v12 +U 1 1 67DD25CD +P 1850 4900 +F 0 "v12" H 1700 5050 60 0000 C CNN +F 1 "DC" H 1700 4750 60 0000 C CNN +F 2 "R1" H 1550 4900 60 0000 C CNN +F 3 "" H 1850 4900 60 0000 C CNN + 1 1850 4900 + 0 1 1 0 +$EndComp +$Comp +L GND #PWR013 +U 1 1 67DD261A +P 1000 4000 +F 0 "#PWR013" H 1000 3750 50 0001 C CNN +F 1 "GND" H 1000 3850 50 0000 C CNN +F 2 "" H 1000 4000 50 0001 C CNN +F 3 "" H 1000 4000 50 0001 C CNN + 1 1000 4000 + 1 0 0 -1 +$EndComp +$Comp +L GND #PWR014 +U 1 1 67DD2656 +P 1000 4300 +F 0 "#PWR014" H 1000 4050 50 0001 C CNN +F 1 "GND" H 1000 4150 50 0000 C CNN +F 2 "" H 1000 4300 50 0001 C CNN +F 3 "" H 1000 4300 50 0001 C CNN + 1 1000 4300 + 1 0 0 -1 +$EndComp +$Comp +L GND #PWR015 +U 1 1 67DD2692 +P 1000 4600 +F 0 "#PWR015" H 1000 4350 50 0001 C CNN +F 1 "GND" H 1000 4450 50 0000 C CNN +F 2 "" H 1000 4600 50 0001 C CNN +F 3 "" H 1000 4600 50 0001 C CNN + 1 1000 4600 + 1 0 0 -1 +$EndComp +$Comp +L GND #PWR016 +U 1 1 67DD26CE +P 1000 4900 +F 0 "#PWR016" H 1000 4650 50 0001 C CNN +F 1 "GND" H 1000 4750 50 0000 C CNN +F 2 "" H 1000 4900 50 0001 C CNN +F 3 "" H 1000 4900 50 0001 C CNN + 1 1000 4900 + 1 0 0 -1 +$EndComp +Wire Wire Line + 1000 4000 1400 4000 +Wire Wire Line + 1000 4300 1400 4300 +Wire Wire Line + 1000 4600 1400 4600 +Wire Wire Line + 1000 4900 1400 4900 +Wire Wire Line + 2300 4000 2450 4000 +Wire Wire Line + 2450 4000 2450 3200 +Wire Wire Line + 2450 3200 2650 3200 +Wire Wire Line + 2300 4300 2500 4300 +Wire Wire Line + 2500 4300 2500 3300 +Wire Wire Line + 2500 3300 2650 3300 +Wire Wire Line + 2300 4600 2550 4600 +Wire Wire Line + 2550 4600 2550 3400 +Wire Wire Line + 2550 3400 2650 3400 +Wire Wire Line + 2300 4900 2650 4900 +Wire Wire Line + 2650 4900 2650 3500 +$Comp +L dac_bridge_1 U4 +U 1 1 67DD3EDA +P 8100 4450 +F 0 "U4" H 8100 4450 60 0000 C CNN +F 1 "dac_bridge_1" H 8100 4600 60 0000 C CNN +F 2 "" H 8100 4450 60 0000 C CNN +F 3 "" H 8100 4450 60 0000 C CNN + 1 8100 4450 + 1 0 0 -1 +$EndComp +Wire Wire Line + 7500 4400 7550 4400 +Wire Wire Line + 2550 2050 2550 2200 +Connection ~ 2550 2200 +Wire Wire Line + 2300 1700 2300 1600 +Wire Wire Line + 2250 1950 2250 1900 +Connection ~ 2300 1900 +Wire Wire Line + 2400 2000 2400 2200 +Wire Wire Line + 2400 2200 2350 2200 +Connection ~ 2350 2200 +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/SN74ALS520N/74520N_Previous_Values.xml b/library/SubcircuitLibrary/SN74ALS520N/74520N_Previous_Values.xml new file mode 100644 index 00000000..052d2364 --- /dev/null +++ b/library/SubcircuitLibrary/SN74ALS520N/74520N_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source><v1 name="Source type">dc<field1 name="Value">5</field1></v1><v2 name="Source type">dc<field1 name="Value">5</field1></v2><v3 name="Source type">dc<field1 name="Value">5</field1></v3><v4 name="Source type">dc<field1 name="Value">5</field1></v4><v5 name="Source type">dc<field1 name="Value">5</field1></v5><v6 name="Source type">dc<field1 name="Value">5</field1></v6><v7 name="Source type">dc<field1 name="Value">5</field1></v7><v8 name="Source type">dc<field1 name="Value">5</field1></v8><v9 name="Source type">dc<field1 name="Value">5</field1></v9><v10 name="Source type">dc<field1 name="Value">5</field1></v10><v11 name="Source type">dc<field1 name="Value">5</field1></v11><v12 name="Source type">dc<field1 name="Value">5</field1></v12></source><model><u1 name="type">adc_bridge<field1 name="Enter value for in_low (default=1.0)" /><field2 name="Enter value for in_high (default=2.0)" /><field3 name="Enter Rise Delay (default=1.0e-9)" /><field4 name="Enter Fall Delay (default=1.0e-9)" /></u1><u2 name="type">adc_bridge<field5 name="Enter value for in_low (default=1.0)" /><field6 name="Enter value for in_high (default=2.0)" /><field7 name="Enter Rise Delay (default=1.0e-9)" /><field8 name="Enter Fall Delay (default=1.0e-9)" /></u2><u3 name="type">d_and<field9 name="Enter Rise Delay (default=1.0e-9)" /><field10 name="Enter Fall Delay (default=1.0e-9)" /><field11 name="Enter Input Load (default=1.0e-12)" /></u3><u4 name="type">dac_bridge<field12 name="Enter value for out_low (default=0.0)" /><field13 name="Enter value for out_high (default=5.0)" /><field14 name="Enter value for out_undef (default=0.5)" /><field15 name="Enter value for input load (default=1.0e-12)" /><field16 name="Enter the Rise Time (default=1.0e-9)" /><field17 name="Enter the Fall Time (default=1.0e-9)" /></u4></model><devicemodel /><subcircuit><x1><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\CD4077</field></x1><x2><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\CD4077</field></x2><x3><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\7421</field></x3></subcircuit><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time">1</field1><field2 name="Step Time">1</field2><field3 name="Stop Time">10</field3><field4 name="Start Combo">us</field4><field5 name="Step Combo">us</field5><field6 name="Stop Combo">ms</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74ALS520N/analysis b/library/SubcircuitLibrary/SN74ALS520N/analysis new file mode 100644 index 00000000..79194fd6 --- /dev/null +++ b/library/SubcircuitLibrary/SN74ALS520N/analysis @@ -0,0 +1 @@ +.tran 1e-06 10e-03 1e-06
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74HC688/74688-cache.lib b/library/SubcircuitLibrary/SN74HC688/74688-cache.lib new file mode 100644 index 00000000..a488b30b --- /dev/null +++ b/library/SubcircuitLibrary/SN74HC688/74688-cache.lib @@ -0,0 +1,132 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# 3_and +# +DEF 3_and X 0 40 Y Y 1 F N +F0 "X" 100 -50 60 H V C CNN +F1 "3_and" 150 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 150 50 158 716 -716 0 1 0 N 200 200 200 -100 +P 2 0 1 0 -150 200 200 200 N +P 3 0 1 0 -150 200 -150 -100 200 -100 N +X in1 1 -350 150 200 R 50 50 1 1 I +X in2 2 -350 50 200 R 50 50 1 1 I +X in3 3 -350 -50 200 R 50 50 1 1 I +X out 4 500 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 4_and +# +DEF 4_and X 0 40 Y Y 1 F N +F0 "X" 50 -50 60 H V C CNN +F1 "4_and" 100 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 100 0 206 760 -760 0 1 0 N 150 200 150 -200 +P 2 0 1 0 -200 200 150 200 N +P 4 0 1 0 -200 200 -200 -200 50 -200 150 -200 N +X in1 1 -400 150 200 R 50 50 1 1 I +X in2 2 -400 50 200 R 50 50 1 1 I +X in3 3 -400 -50 200 R 50 50 1 1 I +X in4 4 -400 -150 200 R 50 50 1 1 I +X out 5 500 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 B +X ~ 2 250 0 100 L 30 30 2 1 B +X ~ 3 250 0 100 L 30 30 3 1 B +X ~ 4 250 0 100 L 30 30 4 1 B +X ~ 5 250 0 100 L 30 30 5 1 B +X ~ 6 250 0 100 L 30 30 6 1 B +X ~ 7 250 0 100 L 30 30 7 1 B +X ~ 8 250 0 100 L 30 30 8 1 B +X ~ 9 250 0 100 L 30 30 9 1 B +X ~ 10 250 0 100 L 30 30 10 1 B +X ~ 11 250 0 100 L 30 30 11 1 B +X ~ 12 250 0 100 L 30 30 12 1 B +X ~ 13 250 0 100 L 30 30 13 1 B +X ~ 14 250 0 100 L 30 30 14 1 B +X ~ 15 250 0 100 L 30 30 15 1 B +X ~ 16 250 0 100 L 30 30 16 1 B +X ~ 17 250 0 100 L 30 30 17 1 B +X ~ 18 250 0 100 L 30 30 18 1 B +X ~ 19 250 0 100 L 30 30 19 1 B +X ~ 20 250 0 100 L 30 30 20 1 B +X ~ 21 250 0 100 L 30 30 21 1 B +X ~ 22 250 0 100 L 30 30 22 1 B +X ~ 23 250 0 100 L 30 30 23 1 B +X ~ 24 250 0 100 L 30 30 24 1 B +X ~ 25 250 0 100 L 30 30 25 1 B +X ~ 26 250 0 100 L 30 30 26 1 B +ENDDRAW +ENDDEF +# +# d_and +# +DEF d_and U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_and" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_inverter +# +DEF d_inverter U 0 40 Y Y 1 F N +F0 "U" 0 -100 60 H V C CNN +F1 "d_inverter" 0 150 60 H V C CNN +F2 "" 50 -50 60 H V C CNN +F3 "" 50 -50 60 H V C CNN +DRAW +P 4 0 1 0 -100 50 -100 -50 100 0 -100 50 N +X ~ 1 -300 0 200 R 50 50 1 1 I +X ~ 2 300 0 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_xnor +# +DEF d_xnor U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_xnor" 50 100 47 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50 +A -350 50 180 -337 337 0 1 0 N -200 -50 -200 150 +A -25 -124 325 574 323 0 1 0 N 150 150 250 50 +A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50 +P 2 0 1 0 150 -50 -200 -50 N +P 2 0 1 0 150 150 -200 150 N +X IN1 1 -450 100 215 R 50 43 1 1 I +X IN2 2 -450 0 215 R 50 43 1 1 I +X OUT 3 450 50 200 L 50 43 1 1 O I +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/SN74HC688/74688.cir b/library/SubcircuitLibrary/SN74HC688/74688.cir new file mode 100644 index 00000000..6e028afb --- /dev/null +++ b/library/SubcircuitLibrary/SN74HC688/74688.cir @@ -0,0 +1,25 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\74688\74688.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 04/21/25 17:00:02 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U2 Net-_U1-Pad1_ Net-_U2-Pad2_ d_inverter +U3 Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U3-Pad3_ d_xnor +U4 Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U4-Pad3_ d_xnor +U5 Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U5-Pad3_ d_xnor +U6 Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U6-Pad3_ d_xnor +U7 Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U7-Pad3_ d_xnor +U8 Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U8-Pad3_ d_xnor +U9 Net-_U1-Pad14_ Net-_U1-Pad15_ Net-_U11-Pad1_ d_xnor +U10 Net-_U1-Pad16_ Net-_U1-Pad17_ Net-_U10-Pad3_ d_xnor +X1 Net-_U3-Pad3_ Net-_U4-Pad3_ Net-_U5-Pad3_ Net-_X1-Pad4_ 3_and +X2 Net-_U6-Pad3_ Net-_U7-Pad3_ Net-_U8-Pad3_ Net-_X2-Pad4_ 3_and +U11 Net-_U11-Pad1_ Net-_U10-Pad3_ Net-_U11-Pad3_ d_and +X3 Net-_U2-Pad2_ Net-_X1-Pad4_ Net-_X2-Pad4_ Net-_U11-Pad3_ Net-_U12-Pad1_ 4_and +U12 Net-_U12-Pad1_ Net-_U1-Pad18_ d_inverter +U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ Net-_U1-Pad15_ Net-_U1-Pad16_ Net-_U1-Pad17_ Net-_U1-Pad18_ PORT + +.end diff --git a/library/SubcircuitLibrary/SN74HC688/74688.cir.out b/library/SubcircuitLibrary/SN74HC688/74688.cir.out new file mode 100644 index 00000000..c4cde047 --- /dev/null +++ b/library/SubcircuitLibrary/SN74HC688/74688.cir.out @@ -0,0 +1,61 @@ +* c:\fossee\esim\library\subcircuitlibrary\74688\74688.cir + +.include 3_and.sub +.include 4_and.sub +* u2 net-_u1-pad1_ net-_u2-pad2_ d_inverter +* u3 net-_u1-pad2_ net-_u1-pad3_ net-_u3-pad3_ d_xnor +* u4 net-_u1-pad4_ net-_u1-pad5_ net-_u4-pad3_ d_xnor +* u5 net-_u1-pad6_ net-_u1-pad7_ net-_u5-pad3_ d_xnor +* u6 net-_u1-pad8_ net-_u1-pad9_ net-_u6-pad3_ d_xnor +* u7 net-_u1-pad10_ net-_u1-pad11_ net-_u7-pad3_ d_xnor +* u8 net-_u1-pad12_ net-_u1-pad13_ net-_u8-pad3_ d_xnor +* u9 net-_u1-pad14_ net-_u1-pad15_ net-_u11-pad1_ d_xnor +* u10 net-_u1-pad16_ net-_u1-pad17_ net-_u10-pad3_ d_xnor +x1 net-_u3-pad3_ net-_u4-pad3_ net-_u5-pad3_ net-_x1-pad4_ 3_and +x2 net-_u6-pad3_ net-_u7-pad3_ net-_u8-pad3_ net-_x2-pad4_ 3_and +* u11 net-_u11-pad1_ net-_u10-pad3_ net-_u11-pad3_ d_and +x3 net-_u2-pad2_ net-_x1-pad4_ net-_x2-pad4_ net-_u11-pad3_ net-_u12-pad1_ 4_and +* u12 net-_u12-pad1_ net-_u1-pad18_ d_inverter +* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ net-_u1-pad17_ net-_u1-pad18_ port +a1 net-_u1-pad1_ net-_u2-pad2_ u2 +a2 [net-_u1-pad2_ net-_u1-pad3_ ] net-_u3-pad3_ u3 +a3 [net-_u1-pad4_ net-_u1-pad5_ ] net-_u4-pad3_ u4 +a4 [net-_u1-pad6_ net-_u1-pad7_ ] net-_u5-pad3_ u5 +a5 [net-_u1-pad8_ net-_u1-pad9_ ] net-_u6-pad3_ u6 +a6 [net-_u1-pad10_ net-_u1-pad11_ ] net-_u7-pad3_ u7 +a7 [net-_u1-pad12_ net-_u1-pad13_ ] net-_u8-pad3_ u8 +a8 [net-_u1-pad14_ net-_u1-pad15_ ] net-_u11-pad1_ u9 +a9 [net-_u1-pad16_ net-_u1-pad17_ ] net-_u10-pad3_ u10 +a10 [net-_u11-pad1_ net-_u10-pad3_ ] net-_u11-pad3_ u11 +a11 net-_u12-pad1_ net-_u1-pad18_ u12 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xnor, NgSpice Name: d_xnor +.model u3 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xnor, NgSpice Name: d_xnor +.model u4 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xnor, NgSpice Name: d_xnor +.model u5 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xnor, NgSpice Name: d_xnor +.model u6 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xnor, NgSpice Name: d_xnor +.model u7 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xnor, NgSpice Name: d_xnor +.model u8 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xnor, NgSpice Name: d_xnor +.model u9 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xnor, NgSpice Name: d_xnor +.model u10 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u11 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u12 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/SN74HC688/74688.pro b/library/SubcircuitLibrary/SN74HC688/74688.pro new file mode 100644 index 00000000..b72f7f2d --- /dev/null +++ b/library/SubcircuitLibrary/SN74HC688/74688.pro @@ -0,0 +1,83 @@ +update=05/06/25 21:03:17 +version=1 +last_client=eeschema +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts +[schematic_editor] +version=1 +PageLayoutDescrFile= +PlotDirectoryName= +SubpartIdSeparator=0 +SubpartFirstId=65 +NetFmtName= +SpiceForceRefPrefix=0 +SpiceUseNetNumbers=0 +LabSize=60 diff --git a/library/SubcircuitLibrary/SN74HC688/74688.sch b/library/SubcircuitLibrary/SN74HC688/74688.sch new file mode 100644 index 00000000..380c98cf --- /dev/null +++ b/library/SubcircuitLibrary/SN74HC688/74688.sch @@ -0,0 +1,514 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L d_inverter U2 +U 1 1 680629D0 +P 3700 1200 +F 0 "U2" H 3700 1100 60 0000 C CNN +F 1 "d_inverter" H 3700 1350 60 0000 C CNN +F 2 "" H 3750 1150 60 0000 C CNN +F 3 "" H 3750 1150 60 0000 C CNN + 1 3700 1200 + 1 0 0 -1 +$EndComp +$Comp +L d_xnor U3 +U 1 1 680629FD +P 3850 1800 +F 0 "U3" H 3850 1800 60 0000 C CNN +F 1 "d_xnor" H 3900 1900 47 0000 C CNN +F 2 "" H 3850 1800 60 0000 C CNN +F 3 "" H 3850 1800 60 0000 C CNN + 1 3850 1800 + 1 0 0 -1 +$EndComp +$Comp +L d_xnor U4 +U 1 1 68062A24 +P 3850 2250 +F 0 "U4" H 3850 2250 60 0000 C CNN +F 1 "d_xnor" H 3900 2350 47 0000 C CNN +F 2 "" H 3850 2250 60 0000 C CNN +F 3 "" H 3850 2250 60 0000 C CNN + 1 3850 2250 + 1 0 0 -1 +$EndComp +$Comp +L d_xnor U5 +U 1 1 68062A49 +P 3850 2700 +F 0 "U5" H 3850 2700 60 0000 C CNN +F 1 "d_xnor" H 3900 2800 47 0000 C CNN +F 2 "" H 3850 2700 60 0000 C CNN +F 3 "" H 3850 2700 60 0000 C CNN + 1 3850 2700 + 1 0 0 -1 +$EndComp +$Comp +L d_xnor U6 +U 1 1 68062A80 +P 3850 3150 +F 0 "U6" H 3850 3150 60 0000 C CNN +F 1 "d_xnor" H 3900 3250 47 0000 C CNN +F 2 "" H 3850 3150 60 0000 C CNN +F 3 "" H 3850 3150 60 0000 C CNN + 1 3850 3150 + 1 0 0 -1 +$EndComp +$Comp +L d_xnor U7 +U 1 1 68062AAF +P 3850 3600 +F 0 "U7" H 3850 3600 60 0000 C CNN +F 1 "d_xnor" H 3900 3700 47 0000 C CNN +F 2 "" H 3850 3600 60 0000 C CNN +F 3 "" H 3850 3600 60 0000 C CNN + 1 3850 3600 + 1 0 0 -1 +$EndComp +$Comp +L d_xnor U8 +U 1 1 68062AD4 +P 3850 4050 +F 0 "U8" H 3850 4050 60 0000 C CNN +F 1 "d_xnor" H 3900 4150 47 0000 C CNN +F 2 "" H 3850 4050 60 0000 C CNN +F 3 "" H 3850 4050 60 0000 C CNN + 1 3850 4050 + 1 0 0 -1 +$EndComp +$Comp +L d_xnor U9 +U 1 1 68062AFF +P 3850 4500 +F 0 "U9" H 3850 4500 60 0000 C CNN +F 1 "d_xnor" H 3900 4600 47 0000 C CNN +F 2 "" H 3850 4500 60 0000 C CNN +F 3 "" H 3850 4500 60 0000 C CNN + 1 3850 4500 + 1 0 0 -1 +$EndComp +$Comp +L d_xnor U10 +U 1 1 68062B2E +P 3850 4950 +F 0 "U10" H 3850 4950 60 0000 C CNN +F 1 "d_xnor" H 3900 5050 47 0000 C CNN +F 2 "" H 3850 4950 60 0000 C CNN +F 3 "" H 3850 4950 60 0000 C CNN + 1 3850 4950 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X1 +U 1 1 68062B5D +P 5850 2300 +F 0 "X1" H 5950 2250 60 0000 C CNN +F 1 "3_and" H 6000 2450 60 0000 C CNN +F 2 "" H 5850 2300 60 0000 C CNN +F 3 "" H 5850 2300 60 0000 C CNN + 1 5850 2300 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X2 +U 1 1 68062B8E +P 5850 3450 +F 0 "X2" H 5950 3400 60 0000 C CNN +F 1 "3_and" H 6000 3600 60 0000 C CNN +F 2 "" H 5850 3450 60 0000 C CNN +F 3 "" H 5850 3450 60 0000 C CNN + 1 5850 3450 + 1 0 0 -1 +$EndComp +$Comp +L d_and U11 +U 1 1 68062BC5 +P 6000 4750 +F 0 "U11" H 6000 4750 60 0000 C CNN +F 1 "d_and" H 6050 4850 60 0000 C CNN +F 2 "" H 6000 4750 60 0000 C CNN +F 3 "" H 6000 4750 60 0000 C CNN + 1 6000 4750 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X3 +U 1 1 68062C02 +P 7750 3400 +F 0 "X3" H 7800 3350 60 0000 C CNN +F 1 "4_and" H 7850 3500 60 0000 C CNN +F 2 "" H 7750 3400 60 0000 C CNN +F 3 "" H 7750 3400 60 0000 C CNN + 1 7750 3400 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U12 +U 1 1 68062C3D +P 8700 3400 +F 0 "U12" H 8700 3300 60 0000 C CNN +F 1 "d_inverter" H 8700 3550 60 0000 C CNN +F 2 "" H 8750 3350 60 0000 C CNN +F 3 "" H 8750 3350 60 0000 C CNN + 1 8700 3400 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 1 1 68062C78 +P 2800 1200 +F 0 "U1" H 2850 1300 30 0000 C CNN +F 1 "PORT" H 2800 1200 30 0000 C CNN +F 2 "" H 2800 1200 60 0000 C CNN +F 3 "" H 2800 1200 60 0000 C CNN + 1 2800 1200 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 68062CEB +P 2800 1700 +F 0 "U1" H 2850 1800 30 0000 C CNN +F 1 "PORT" H 2800 1700 30 0000 C CNN +F 2 "" H 2800 1700 60 0000 C CNN +F 3 "" H 2800 1700 60 0000 C CNN + 2 2800 1700 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 68062D2E +P 2800 1900 +F 0 "U1" H 2850 2000 30 0000 C CNN +F 1 "PORT" H 2800 1900 30 0000 C CNN +F 2 "" H 2800 1900 60 0000 C CNN +F 3 "" H 2800 1900 60 0000 C CNN + 3 2800 1900 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 68062D69 +P 2800 2150 +F 0 "U1" H 2850 2250 30 0000 C CNN +F 1 "PORT" H 2800 2150 30 0000 C CNN +F 2 "" H 2800 2150 60 0000 C CNN +F 3 "" H 2800 2150 60 0000 C CNN + 4 2800 2150 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 5 1 68062DAA +P 2800 2350 +F 0 "U1" H 2850 2450 30 0000 C CNN +F 1 "PORT" H 2800 2350 30 0000 C CNN +F 2 "" H 2800 2350 60 0000 C CNN +F 3 "" H 2800 2350 60 0000 C CNN + 5 2800 2350 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 6 1 68062EAD +P 2800 2600 +F 0 "U1" H 2850 2700 30 0000 C CNN +F 1 "PORT" H 2800 2600 30 0000 C CNN +F 2 "" H 2800 2600 60 0000 C CNN +F 3 "" H 2800 2600 60 0000 C CNN + 6 2800 2600 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 7 1 68062EEE +P 2800 2800 +F 0 "U1" H 2850 2900 30 0000 C CNN +F 1 "PORT" H 2800 2800 30 0000 C CNN +F 2 "" H 2800 2800 60 0000 C CNN +F 3 "" H 2800 2800 60 0000 C CNN + 7 2800 2800 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 8 1 68062F35 +P 2800 3050 +F 0 "U1" H 2850 3150 30 0000 C CNN +F 1 "PORT" H 2800 3050 30 0000 C CNN +F 2 "" H 2800 3050 60 0000 C CNN +F 3 "" H 2800 3050 60 0000 C CNN + 8 2800 3050 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 9 1 68062F84 +P 2800 3250 +F 0 "U1" H 2850 3350 30 0000 C CNN +F 1 "PORT" H 2800 3250 30 0000 C CNN +F 2 "" H 2800 3250 60 0000 C CNN +F 3 "" H 2800 3250 60 0000 C CNN + 9 2800 3250 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 10 1 68062FD3 +P 2800 3500 +F 0 "U1" H 2850 3600 30 0000 C CNN +F 1 "PORT" H 2800 3500 30 0000 C CNN +F 2 "" H 2800 3500 60 0000 C CNN +F 3 "" H 2800 3500 60 0000 C CNN + 10 2800 3500 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 11 1 6806301E +P 2800 3700 +F 0 "U1" H 2850 3800 30 0000 C CNN +F 1 "PORT" H 2800 3700 30 0000 C CNN +F 2 "" H 2800 3700 60 0000 C CNN +F 3 "" H 2800 3700 60 0000 C CNN + 11 2800 3700 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 12 1 6806306D +P 2800 3950 +F 0 "U1" H 2850 4050 30 0000 C CNN +F 1 "PORT" H 2800 3950 30 0000 C CNN +F 2 "" H 2800 3950 60 0000 C CNN +F 3 "" H 2800 3950 60 0000 C CNN + 12 2800 3950 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 13 1 680630BA +P 2800 4150 +F 0 "U1" H 2850 4250 30 0000 C CNN +F 1 "PORT" H 2800 4150 30 0000 C CNN +F 2 "" H 2800 4150 60 0000 C CNN +F 3 "" H 2800 4150 60 0000 C CNN + 13 2800 4150 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 14 1 68063113 +P 2800 4400 +F 0 "U1" H 2850 4500 30 0000 C CNN +F 1 "PORT" H 2800 4400 30 0000 C CNN +F 2 "" H 2800 4400 60 0000 C CNN +F 3 "" H 2800 4400 60 0000 C CNN + 14 2800 4400 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 15 1 6806316E +P 2800 4600 +F 0 "U1" H 2850 4700 30 0000 C CNN +F 1 "PORT" H 2800 4600 30 0000 C CNN +F 2 "" H 2800 4600 60 0000 C CNN +F 3 "" H 2800 4600 60 0000 C CNN + 15 2800 4600 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 16 1 680631C1 +P 2800 4850 +F 0 "U1" H 2850 4950 30 0000 C CNN +F 1 "PORT" H 2800 4850 30 0000 C CNN +F 2 "" H 2800 4850 60 0000 C CNN +F 3 "" H 2800 4850 60 0000 C CNN + 16 2800 4850 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 17 1 68063218 +P 2800 5050 +F 0 "U1" H 2850 5150 30 0000 C CNN +F 1 "PORT" H 2800 5050 30 0000 C CNN +F 2 "" H 2800 5050 60 0000 C CNN +F 3 "" H 2800 5050 60 0000 C CNN + 17 2800 5050 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 18 1 6806334C +P 9550 3400 +F 0 "U1" H 9600 3500 30 0000 C CNN +F 1 "PORT" H 9550 3400 30 0000 C CNN +F 2 "" H 9550 3400 60 0000 C CNN +F 3 "" H 9550 3400 60 0000 C CNN + 18 9550 3400 + -1 0 0 1 +$EndComp +Wire Wire Line + 3050 1200 3400 1200 +Wire Wire Line + 3050 1700 3400 1700 +Wire Wire Line + 3050 1900 3400 1900 +Wire Wire Line + 3400 1900 3400 1800 +Wire Wire Line + 3050 2150 3400 2150 +Wire Wire Line + 3050 2350 3400 2350 +Wire Wire Line + 3400 2350 3400 2250 +Wire Wire Line + 3050 2600 3400 2600 +Wire Wire Line + 3050 2800 3400 2800 +Wire Wire Line + 3400 2800 3400 2700 +Wire Wire Line + 3050 3050 3400 3050 +Wire Wire Line + 3050 3250 3400 3250 +Wire Wire Line + 3400 3250 3400 3150 +Wire Wire Line + 3050 3500 3400 3500 +Wire Wire Line + 3050 3700 3400 3700 +Wire Wire Line + 3400 3700 3400 3600 +Wire Wire Line + 3050 3950 3400 3950 +Wire Wire Line + 3050 4150 3400 4150 +Wire Wire Line + 3400 4150 3400 4050 +Wire Wire Line + 3050 4400 3400 4400 +Wire Wire Line + 3050 4600 3400 4600 +Wire Wire Line + 3400 4600 3400 4500 +Wire Wire Line + 3050 4850 3400 4850 +Wire Wire Line + 3050 5050 3400 5050 +Wire Wire Line + 3400 5050 3400 4950 +Wire Wire Line + 4300 4450 5550 4450 +Wire Wire Line + 5550 4450 5550 4650 +Wire Wire Line + 4300 4900 5550 4900 +Wire Wire Line + 5550 4900 5550 4750 +Wire Wire Line + 6450 4700 7350 4700 +Wire Wire Line + 7350 4700 7350 3550 +Wire Wire Line + 4300 3100 5500 3100 +Wire Wire Line + 5500 3100 5500 3300 +Wire Wire Line + 4300 3550 5050 3550 +Wire Wire Line + 5050 3550 5050 3400 +Wire Wire Line + 5050 3400 5500 3400 +Wire Wire Line + 4300 4000 5500 4000 +Wire Wire Line + 5500 4000 5500 3500 +Wire Wire Line + 6350 3400 7350 3400 +Wire Wire Line + 7350 3400 7350 3450 +Wire Wire Line + 4000 1200 7350 1200 +Wire Wire Line + 7350 1200 7350 3250 +Wire Wire Line + 4300 1750 5500 1750 +Wire Wire Line + 5500 1750 5500 2150 +Wire Wire Line + 4300 2200 5500 2200 +Wire Wire Line + 5500 2200 5500 2250 +Wire Wire Line + 4300 2650 5500 2650 +Wire Wire Line + 5500 2650 5500 2350 +Wire Wire Line + 6350 2250 7150 2250 +Wire Wire Line + 7150 2250 7150 3350 +Wire Wire Line + 7150 3350 7350 3350 +Wire Wire Line + 8250 3400 8400 3400 +Wire Wire Line + 9000 3400 9300 3400 +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/SN74HC688/74688.sub b/library/SubcircuitLibrary/SN74HC688/74688.sub new file mode 100644 index 00000000..d68463db --- /dev/null +++ b/library/SubcircuitLibrary/SN74HC688/74688.sub @@ -0,0 +1,55 @@ +* Subcircuit 74688 +.subckt 74688 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ net-_u1-pad17_ net-_u1-pad18_ +* c:\fossee\esim\library\subcircuitlibrary\74688\74688.cir +.include 3_and.sub +.include 4_and.sub +* u2 net-_u1-pad1_ net-_u2-pad2_ d_inverter +* u3 net-_u1-pad2_ net-_u1-pad3_ net-_u3-pad3_ d_xnor +* u4 net-_u1-pad4_ net-_u1-pad5_ net-_u4-pad3_ d_xnor +* u5 net-_u1-pad6_ net-_u1-pad7_ net-_u5-pad3_ d_xnor +* u6 net-_u1-pad8_ net-_u1-pad9_ net-_u6-pad3_ d_xnor +* u7 net-_u1-pad10_ net-_u1-pad11_ net-_u7-pad3_ d_xnor +* u8 net-_u1-pad12_ net-_u1-pad13_ net-_u8-pad3_ d_xnor +* u9 net-_u1-pad14_ net-_u1-pad15_ net-_u11-pad1_ d_xnor +* u10 net-_u1-pad16_ net-_u1-pad17_ net-_u10-pad3_ d_xnor +x1 net-_u3-pad3_ net-_u4-pad3_ net-_u5-pad3_ net-_x1-pad4_ 3_and +x2 net-_u6-pad3_ net-_u7-pad3_ net-_u8-pad3_ net-_x2-pad4_ 3_and +* u11 net-_u11-pad1_ net-_u10-pad3_ net-_u11-pad3_ d_and +x3 net-_u2-pad2_ net-_x1-pad4_ net-_x2-pad4_ net-_u11-pad3_ net-_u12-pad1_ 4_and +* u12 net-_u12-pad1_ net-_u1-pad18_ d_inverter +a1 net-_u1-pad1_ net-_u2-pad2_ u2 +a2 [net-_u1-pad2_ net-_u1-pad3_ ] net-_u3-pad3_ u3 +a3 [net-_u1-pad4_ net-_u1-pad5_ ] net-_u4-pad3_ u4 +a4 [net-_u1-pad6_ net-_u1-pad7_ ] net-_u5-pad3_ u5 +a5 [net-_u1-pad8_ net-_u1-pad9_ ] net-_u6-pad3_ u6 +a6 [net-_u1-pad10_ net-_u1-pad11_ ] net-_u7-pad3_ u7 +a7 [net-_u1-pad12_ net-_u1-pad13_ ] net-_u8-pad3_ u8 +a8 [net-_u1-pad14_ net-_u1-pad15_ ] net-_u11-pad1_ u9 +a9 [net-_u1-pad16_ net-_u1-pad17_ ] net-_u10-pad3_ u10 +a10 [net-_u11-pad1_ net-_u10-pad3_ ] net-_u11-pad3_ u11 +a11 net-_u12-pad1_ net-_u1-pad18_ u12 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xnor, NgSpice Name: d_xnor +.model u3 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xnor, NgSpice Name: d_xnor +.model u4 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xnor, NgSpice Name: d_xnor +.model u5 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xnor, NgSpice Name: d_xnor +.model u6 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xnor, NgSpice Name: d_xnor +.model u7 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xnor, NgSpice Name: d_xnor +.model u8 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xnor, NgSpice Name: d_xnor +.model u9 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xnor, NgSpice Name: d_xnor +.model u10 d_xnor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u11 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u12 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Control Statements + +.ends 74688
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74HC688/74688_Previous_Values.xml b/library/SubcircuitLibrary/SN74HC688/74688_Previous_Values.xml new file mode 100644 index 00000000..b87a5652 --- /dev/null +++ b/library/SubcircuitLibrary/SN74HC688/74688_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model><u2 name="type">d_inverter<field1 name="Enter Rise Delay (default=1.0e-9)" /><field2 name="Enter Fall Delay (default=1.0e-9)" /><field3 name="Enter Input Load (default=1.0e-12)" /></u2><u3 name="type">d_xnor<field4 name="Enter Rise Delay (default=1.0e-9)" /><field5 name="Enter Fall Delay (default=1.0e-9)" /><field6 name="Enter Input Load (default=1.0e-12)" /></u3><u4 name="type">d_xnor<field7 name="Enter Rise Delay (default=1.0e-9)" /><field8 name="Enter Fall Delay (default=1.0e-9)" /><field9 name="Enter Input Load (default=1.0e-12)" /></u4><u5 name="type">d_xnor<field10 name="Enter Rise Delay (default=1.0e-9)" /><field11 name="Enter Fall Delay (default=1.0e-9)" /><field12 name="Enter Input Load (default=1.0e-12)" /></u5><u6 name="type">d_xnor<field13 name="Enter Rise Delay (default=1.0e-9)" /><field14 name="Enter Fall Delay (default=1.0e-9)" /><field15 name="Enter Input Load (default=1.0e-12)" /></u6><u7 name="type">d_xnor<field16 name="Enter Rise Delay (default=1.0e-9)" /><field17 name="Enter Fall Delay (default=1.0e-9)" /><field18 name="Enter Input Load (default=1.0e-12)" /></u7><u8 name="type">d_xnor<field19 name="Enter Rise Delay (default=1.0e-9)" /><field20 name="Enter Fall Delay (default=1.0e-9)" /><field21 name="Enter Input Load (default=1.0e-12)" /></u8><u9 name="type">d_xnor<field22 name="Enter Rise Delay (default=1.0e-9)" /><field23 name="Enter Fall Delay (default=1.0e-9)" /><field24 name="Enter Input Load (default=1.0e-12)" /></u9><u10 name="type">d_xnor<field25 name="Enter Rise Delay (default=1.0e-9)" /><field26 name="Enter Fall Delay (default=1.0e-9)" /><field27 name="Enter Input Load (default=1.0e-12)" /></u10><u11 name="type">d_and<field28 name="Enter Rise Delay (default=1.0e-9)" /><field29 name="Enter Fall Delay (default=1.0e-9)" /><field30 name="Enter Input Load (default=1.0e-12)" /></u11><u12 name="type">d_inverter<field31 name="Enter Rise Delay (default=1.0e-9)" /><field32 name="Enter Fall Delay (default=1.0e-9)" /><field33 name="Enter Input Load (default=1.0e-12)" /></u12></model><devicemodel /><subcircuit><x1><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x1><x2><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x2><x3><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x3></subcircuit><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74HC688/analysis b/library/SubcircuitLibrary/SN74HC688/analysis new file mode 100644 index 00000000..b7cf1aee --- /dev/null +++ b/library/SubcircuitLibrary/SN74HC688/analysis @@ -0,0 +1 @@ +.tran 10e-03 4e-00 0e-03
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74LS148/74148-cache.lib b/library/SubcircuitLibrary/SN74LS148/74148-cache.lib new file mode 100644 index 00000000..3f72f50a --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS148/74148-cache.lib @@ -0,0 +1,168 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# 3_and +# +DEF 3_and X 0 40 Y Y 1 F N +F0 "X" 100 -50 60 H V C CNN +F1 "3_and" 150 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 150 50 158 716 -716 0 1 0 N 200 200 200 -100 +P 2 0 1 0 -150 200 200 200 N +P 3 0 1 0 -150 200 -150 -100 200 -100 N +X in1 1 -350 150 200 R 50 50 1 1 I +X in2 2 -350 50 200 R 50 50 1 1 I +X in3 3 -350 -50 200 R 50 50 1 1 I +X out 4 500 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 4_and +# +DEF 4_and X 0 40 Y Y 1 F N +F0 "X" 50 -50 60 H V C CNN +F1 "4_and" 100 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 100 0 206 760 -760 0 1 0 N 150 200 150 -200 +P 2 0 1 0 -200 200 150 200 N +P 4 0 1 0 -200 200 -200 -200 50 -200 150 -200 N +X in1 1 -400 150 200 R 50 50 1 1 I +X in2 2 -400 50 200 R 50 50 1 1 I +X in3 3 -400 -50 200 R 50 50 1 1 I +X in4 4 -400 -150 200 R 50 50 1 1 I +X out 5 500 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 5_and +# +DEF 5_and X 0 40 Y Y 1 F N +F0 "X" 50 -100 60 H V C CNN +F1 "5_and" 100 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 100 0 255 787 -787 0 1 0 N 150 250 150 -250 +P 2 0 1 0 -250 250 150 250 N +P 3 0 1 0 -250 250 -250 -250 150 -250 N +X in1 1 -450 200 200 R 50 50 1 1 I +X in2 2 -450 100 200 R 50 50 1 1 I +X in3 3 -450 0 200 R 50 50 1 1 I +X in4 4 -450 -100 200 R 50 50 1 1 I +X in5 5 -450 -200 200 R 50 50 1 1 I +X out 6 550 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 B +X ~ 2 250 0 100 L 30 30 2 1 B +X ~ 3 250 0 100 L 30 30 3 1 B +X ~ 4 250 0 100 L 30 30 4 1 B +X ~ 5 250 0 100 L 30 30 5 1 B +X ~ 6 250 0 100 L 30 30 6 1 B +X ~ 7 250 0 100 L 30 30 7 1 B +X ~ 8 250 0 100 L 30 30 8 1 B +X ~ 9 250 0 100 L 30 30 9 1 B +X ~ 10 250 0 100 L 30 30 10 1 B +X ~ 11 250 0 100 L 30 30 11 1 B +X ~ 12 250 0 100 L 30 30 12 1 B +X ~ 13 250 0 100 L 30 30 13 1 B +X ~ 14 250 0 100 L 30 30 14 1 B +X ~ 15 250 0 100 L 30 30 15 1 B +X ~ 16 250 0 100 L 30 30 16 1 B +X ~ 17 250 0 100 L 30 30 17 1 B +X ~ 18 250 0 100 L 30 30 18 1 B +X ~ 19 250 0 100 L 30 30 19 1 B +X ~ 20 250 0 100 L 30 30 20 1 B +X ~ 21 250 0 100 L 30 30 21 1 B +X ~ 22 250 0 100 L 30 30 22 1 B +X ~ 23 250 0 100 L 30 30 23 1 B +X ~ 24 250 0 100 L 30 30 24 1 B +X ~ 25 250 0 100 L 30 30 25 1 B +X ~ 26 250 0 100 L 30 30 26 1 B +ENDDRAW +ENDDEF +# +# d_and +# +DEF d_and U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_and" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_inverter +# +DEF d_inverter U 0 40 Y Y 1 F N +F0 "U" 0 -100 60 H V C CNN +F1 "d_inverter" 0 150 60 H V C CNN +F2 "" 50 -50 60 H V C CNN +F3 "" 50 -50 60 H V C CNN +DRAW +P 4 0 1 0 -100 50 -100 -50 100 0 -100 50 N +X ~ 1 -300 0 200 R 50 50 1 1 I +X ~ 2 300 0 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_nand +# +DEF d_nand U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_nand" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_nor +# +DEF d_nor U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_nor" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50 +A -25 -124 325 574 323 0 1 0 N 150 150 250 50 +A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50 +P 2 0 1 0 -250 -50 150 -50 N +P 2 0 1 0 -250 150 150 150 N +X IN1 1 -450 100 215 R 50 50 1 1 I +X IN2 2 -450 0 215 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/SN74LS148/74148.cir b/library/SubcircuitLibrary/SN74LS148/74148.cir new file mode 100644 index 00000000..85cd484a --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS148/74148.cir @@ -0,0 +1,55 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\74148\74148.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 04/19/25 14:31:21 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U2 Net-_U2-Pad1_ Net-_U2-Pad2_ d_inverter +U11 Net-_U11-Pad1_ Net-_U11-Pad2_ Net-_U11-Pad3_ d_nor +U10 Net-_U10-Pad1_ Net-_U10-Pad2_ Net-_U10-Pad3_ d_nor +U17 Net-_U10-Pad3_ Net-_U10-Pad3_ Net-_U17-Pad3_ d_nor +U18 Net-_U11-Pad3_ Net-_U11-Pad3_ Net-_U18-Pad3_ d_nor +U25 Net-_U17-Pad3_ Net-_U18-Pad3_ Net-_U1-Pad12_ d_nor +U13 Net-_U13-Pad1_ Net-_U13-Pad2_ Net-_U13-Pad3_ d_nor +U12 Net-_U12-Pad1_ Net-_U12-Pad2_ Net-_U12-Pad3_ d_nor +U19 Net-_U12-Pad3_ Net-_U12-Pad3_ Net-_U19-Pad3_ d_nor +U20 Net-_U13-Pad3_ Net-_U13-Pad3_ Net-_U20-Pad3_ d_nor +U26 Net-_U19-Pad3_ Net-_U20-Pad3_ Net-_U1-Pad13_ d_nor +U15 Net-_U15-Pad1_ Net-_U15-Pad2_ Net-_U15-Pad3_ d_nor +U14 Net-_U14-Pad1_ Net-_U14-Pad2_ Net-_U14-Pad3_ d_nor +U21 Net-_U14-Pad3_ Net-_U14-Pad3_ Net-_U21-Pad3_ d_nor +U22 Net-_U15-Pad3_ Net-_U15-Pad3_ Net-_U22-Pad3_ d_nor +U27 Net-_U21-Pad3_ Net-_U22-Pad3_ Net-_U1-Pad14_ d_nor +U24 Net-_U1-Pad10_ Net-_U24-Pad2_ Net-_U1-Pad11_ d_nand +X7 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U16-Pad1_ 5_and +U16 Net-_U16-Pad1_ Net-_U16-Pad2_ Net-_U16-Pad3_ d_and +U23 Net-_U16-Pad3_ Net-_U1-Pad10_ d_inverter +X5 Net-_U37-Pad2_ Net-_U2-Pad2_ Net-_U30-Pad2_ Net-_U29-Pad2_ Net-_U24-Pad2_ Net-_U10-Pad1_ 5_and +X2 Net-_U32-Pad2_ Net-_U30-Pad2_ Net-_U29-Pad2_ Net-_U24-Pad2_ Net-_U10-Pad2_ 4_and +X1 Net-_U28-Pad1_ Net-_U29-Pad2_ Net-_U24-Pad2_ Net-_U11-Pad1_ 3_and +U3 Net-_U3-Pad1_ Net-_U24-Pad2_ Net-_U11-Pad2_ d_and +X3 Net-_U2-Pad1_ Net-_U30-Pad2_ Net-_U28-Pad2_ Net-_U24-Pad2_ Net-_U12-Pad1_ 4_and +X4 Net-_U32-Pad2_ Net-_U30-Pad2_ Net-_U28-Pad2_ Net-_U24-Pad2_ Net-_U12-Pad2_ 4_and +U4 Net-_U29-Pad1_ Net-_U24-Pad2_ Net-_U13-Pad1_ d_and +U5 Net-_U3-Pad1_ Net-_U24-Pad2_ Net-_U13-Pad2_ d_and +U6 Net-_U30-Pad1_ Net-_U24-Pad2_ Net-_U14-Pad1_ d_and +U7 Net-_U28-Pad1_ Net-_U24-Pad2_ Net-_U14-Pad2_ d_and +U8 Net-_U29-Pad1_ Net-_U24-Pad2_ Net-_U15-Pad1_ d_and +U9 Net-_U3-Pad1_ Net-_U24-Pad2_ Net-_U15-Pad2_ d_and +U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ PORT +U30 Net-_U30-Pad1_ Net-_U30-Pad2_ d_inverter +U28 Net-_U28-Pad1_ Net-_U28-Pad2_ d_inverter +U29 Net-_U29-Pad1_ Net-_U29-Pad2_ d_inverter +X6 Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U24-Pad2_ Net-_U16-Pad2_ 4_and +U37 Net-_U1-Pad2_ Net-_U37-Pad2_ d_inverter +U35 Net-_U1-Pad3_ Net-_U2-Pad1_ d_inverter +U32 Net-_U1-Pad4_ Net-_U32-Pad2_ d_inverter +U31 Net-_U1-Pad5_ Net-_U30-Pad1_ d_inverter +U34 Net-_U1-Pad6_ Net-_U28-Pad1_ d_inverter +U36 Net-_U1-Pad7_ Net-_U29-Pad1_ d_inverter +U33 Net-_U1-Pad8_ Net-_U3-Pad1_ d_inverter +U38 Net-_U1-Pad9_ Net-_U24-Pad2_ d_inverter + +.end diff --git a/library/SubcircuitLibrary/SN74LS148/74148.cir.out b/library/SubcircuitLibrary/SN74LS148/74148.cir.out new file mode 100644 index 00000000..c72b8440 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS148/74148.cir.out @@ -0,0 +1,170 @@ +* c:\fossee\esim\library\subcircuitlibrary\74148\74148.cir + +.include 4_and.sub +.include 3_and.sub +.include 5_and.sub +* u2 net-_u2-pad1_ net-_u2-pad2_ d_inverter +* u11 net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ d_nor +* u10 net-_u10-pad1_ net-_u10-pad2_ net-_u10-pad3_ d_nor +* u17 net-_u10-pad3_ net-_u10-pad3_ net-_u17-pad3_ d_nor +* u18 net-_u11-pad3_ net-_u11-pad3_ net-_u18-pad3_ d_nor +* u25 net-_u17-pad3_ net-_u18-pad3_ net-_u1-pad12_ d_nor +* u13 net-_u13-pad1_ net-_u13-pad2_ net-_u13-pad3_ d_nor +* u12 net-_u12-pad1_ net-_u12-pad2_ net-_u12-pad3_ d_nor +* u19 net-_u12-pad3_ net-_u12-pad3_ net-_u19-pad3_ d_nor +* u20 net-_u13-pad3_ net-_u13-pad3_ net-_u20-pad3_ d_nor +* u26 net-_u19-pad3_ net-_u20-pad3_ net-_u1-pad13_ d_nor +* u15 net-_u15-pad1_ net-_u15-pad2_ net-_u15-pad3_ d_nor +* u14 net-_u14-pad1_ net-_u14-pad2_ net-_u14-pad3_ d_nor +* u21 net-_u14-pad3_ net-_u14-pad3_ net-_u21-pad3_ d_nor +* u22 net-_u15-pad3_ net-_u15-pad3_ net-_u22-pad3_ d_nor +* u27 net-_u21-pad3_ net-_u22-pad3_ net-_u1-pad14_ d_nor +* u24 net-_u1-pad10_ net-_u24-pad2_ net-_u1-pad11_ d_nand +x7 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u16-pad1_ 5_and +* u16 net-_u16-pad1_ net-_u16-pad2_ net-_u16-pad3_ d_and +* u23 net-_u16-pad3_ net-_u1-pad10_ d_inverter +x5 net-_u37-pad2_ net-_u2-pad2_ net-_u30-pad2_ net-_u29-pad2_ net-_u24-pad2_ net-_u10-pad1_ 5_and +x2 net-_u32-pad2_ net-_u30-pad2_ net-_u29-pad2_ net-_u24-pad2_ net-_u10-pad2_ 4_and +x1 net-_u28-pad1_ net-_u29-pad2_ net-_u24-pad2_ net-_u11-pad1_ 3_and +* u3 net-_u3-pad1_ net-_u24-pad2_ net-_u11-pad2_ d_and +x3 net-_u2-pad1_ net-_u30-pad2_ net-_u28-pad2_ net-_u24-pad2_ net-_u12-pad1_ 4_and +x4 net-_u32-pad2_ net-_u30-pad2_ net-_u28-pad2_ net-_u24-pad2_ net-_u12-pad2_ 4_and +* u4 net-_u29-pad1_ net-_u24-pad2_ net-_u13-pad1_ d_and +* u5 net-_u3-pad1_ net-_u24-pad2_ net-_u13-pad2_ d_and +* u6 net-_u30-pad1_ net-_u24-pad2_ net-_u14-pad1_ d_and +* u7 net-_u28-pad1_ net-_u24-pad2_ net-_u14-pad2_ d_and +* u8 net-_u29-pad1_ net-_u24-pad2_ net-_u15-pad1_ d_and +* u9 net-_u3-pad1_ net-_u24-pad2_ net-_u15-pad2_ d_and +* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ port +* u30 net-_u30-pad1_ net-_u30-pad2_ d_inverter +* u28 net-_u28-pad1_ net-_u28-pad2_ d_inverter +* u29 net-_u29-pad1_ net-_u29-pad2_ d_inverter +x6 net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u24-pad2_ net-_u16-pad2_ 4_and +* u37 net-_u1-pad2_ net-_u37-pad2_ d_inverter +* u35 net-_u1-pad3_ net-_u2-pad1_ d_inverter +* u32 net-_u1-pad4_ net-_u32-pad2_ d_inverter +* u31 net-_u1-pad5_ net-_u30-pad1_ d_inverter +* u34 net-_u1-pad6_ net-_u28-pad1_ d_inverter +* u36 net-_u1-pad7_ net-_u29-pad1_ d_inverter +* u33 net-_u1-pad8_ net-_u3-pad1_ d_inverter +* u38 net-_u1-pad9_ net-_u24-pad2_ d_inverter +a1 net-_u2-pad1_ net-_u2-pad2_ u2 +a2 [net-_u11-pad1_ net-_u11-pad2_ ] net-_u11-pad3_ u11 +a3 [net-_u10-pad1_ net-_u10-pad2_ ] net-_u10-pad3_ u10 +a4 [net-_u10-pad3_ net-_u10-pad3_ ] net-_u17-pad3_ u17 +a5 [net-_u11-pad3_ net-_u11-pad3_ ] net-_u18-pad3_ u18 +a6 [net-_u17-pad3_ net-_u18-pad3_ ] net-_u1-pad12_ u25 +a7 [net-_u13-pad1_ net-_u13-pad2_ ] net-_u13-pad3_ u13 +a8 [net-_u12-pad1_ net-_u12-pad2_ ] net-_u12-pad3_ u12 +a9 [net-_u12-pad3_ net-_u12-pad3_ ] net-_u19-pad3_ u19 +a10 [net-_u13-pad3_ net-_u13-pad3_ ] net-_u20-pad3_ u20 +a11 [net-_u19-pad3_ net-_u20-pad3_ ] net-_u1-pad13_ u26 +a12 [net-_u15-pad1_ net-_u15-pad2_ ] net-_u15-pad3_ u15 +a13 [net-_u14-pad1_ net-_u14-pad2_ ] net-_u14-pad3_ u14 +a14 [net-_u14-pad3_ net-_u14-pad3_ ] net-_u21-pad3_ u21 +a15 [net-_u15-pad3_ net-_u15-pad3_ ] net-_u22-pad3_ u22 +a16 [net-_u21-pad3_ net-_u22-pad3_ ] net-_u1-pad14_ u27 +a17 [net-_u1-pad10_ net-_u24-pad2_ ] net-_u1-pad11_ u24 +a18 [net-_u16-pad1_ net-_u16-pad2_ ] net-_u16-pad3_ u16 +a19 net-_u16-pad3_ net-_u1-pad10_ u23 +a20 [net-_u3-pad1_ net-_u24-pad2_ ] net-_u11-pad2_ u3 +a21 [net-_u29-pad1_ net-_u24-pad2_ ] net-_u13-pad1_ u4 +a22 [net-_u3-pad1_ net-_u24-pad2_ ] net-_u13-pad2_ u5 +a23 [net-_u30-pad1_ net-_u24-pad2_ ] net-_u14-pad1_ u6 +a24 [net-_u28-pad1_ net-_u24-pad2_ ] net-_u14-pad2_ u7 +a25 [net-_u29-pad1_ net-_u24-pad2_ ] net-_u15-pad1_ u8 +a26 [net-_u3-pad1_ net-_u24-pad2_ ] net-_u15-pad2_ u9 +a27 net-_u30-pad1_ net-_u30-pad2_ u30 +a28 net-_u28-pad1_ net-_u28-pad2_ u28 +a29 net-_u29-pad1_ net-_u29-pad2_ u29 +a30 net-_u1-pad2_ net-_u37-pad2_ u37 +a31 net-_u1-pad3_ net-_u2-pad1_ u35 +a32 net-_u1-pad4_ net-_u32-pad2_ u32 +a33 net-_u1-pad5_ net-_u30-pad1_ u31 +a34 net-_u1-pad6_ net-_u28-pad1_ u34 +a35 net-_u1-pad7_ net-_u29-pad1_ u36 +a36 net-_u1-pad8_ net-_u3-pad1_ u33 +a37 net-_u1-pad9_ net-_u24-pad2_ u38 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u11 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u10 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u17 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u18 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u25 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u13 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u12 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u19 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u20 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u26 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u15 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u14 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u21 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u22 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u27 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u24 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u16 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u23 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u3 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u4 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u5 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u6 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u7 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u8 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u9 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u30 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u28 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u29 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u37 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u35 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u32 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u31 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u34 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u36 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u33 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u38 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/SN74LS148/74148.pro b/library/SubcircuitLibrary/SN74LS148/74148.pro new file mode 100644 index 00000000..f2514212 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS148/74148.pro @@ -0,0 +1,83 @@ +update=05/06/25 20:59:52 +version=1 +last_client=eeschema +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts +[schematic_editor] +version=1 +PageLayoutDescrFile= +PlotDirectoryName= +SubpartIdSeparator=0 +SubpartFirstId=65 +NetFmtName= +SpiceForceRefPrefix=0 +SpiceUseNetNumbers=0 +LabSize=60 diff --git a/library/SubcircuitLibrary/SN74LS148/74148.sch b/library/SubcircuitLibrary/SN74LS148/74148.sch new file mode 100644 index 00000000..30059d36 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS148/74148.sch @@ -0,0 +1,1070 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:74148-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L d_inverter U2 +U 1 1 68034E56 +P 3900 2100 +F 0 "U2" H 3900 2000 60 0000 C CNN +F 1 "d_inverter" H 3900 2250 60 0000 C CNN +F 2 "" H 3950 2050 60 0000 C CNN +F 3 "" H 3950 2050 60 0000 C CNN + 1 3900 2100 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U11 +U 1 1 68034F56 +P 8100 2650 +F 0 "U11" H 8100 2650 60 0000 C CNN +F 1 "d_nor" H 8150 2750 60 0000 C CNN +F 2 "" H 8100 2650 60 0000 C CNN +F 3 "" H 8100 2650 60 0000 C CNN + 1 8100 2650 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U10 +U 1 1 68034FBB +P 8100 2150 +F 0 "U10" H 8100 2150 60 0000 C CNN +F 1 "d_nor" H 8150 2250 60 0000 C CNN +F 2 "" H 8100 2150 60 0000 C CNN +F 3 "" H 8100 2150 60 0000 C CNN + 1 8100 2150 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U17 +U 1 1 68034FE6 +P 9250 2150 +F 0 "U17" H 9250 2150 60 0000 C CNN +F 1 "d_nor" H 9300 2250 60 0000 C CNN +F 2 "" H 9250 2150 60 0000 C CNN +F 3 "" H 9250 2150 60 0000 C CNN + 1 9250 2150 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U18 +U 1 1 6803501F +P 9250 2650 +F 0 "U18" H 9250 2650 60 0000 C CNN +F 1 "d_nor" H 9300 2750 60 0000 C CNN +F 2 "" H 9250 2650 60 0000 C CNN +F 3 "" H 9250 2650 60 0000 C CNN + 1 9250 2650 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U25 +U 1 1 68035044 +P 10150 2350 +F 0 "U25" H 10150 2350 60 0000 C CNN +F 1 "d_nor" H 10200 2450 60 0000 C CNN +F 2 "" H 10150 2350 60 0000 C CNN +F 3 "" H 10150 2350 60 0000 C CNN + 1 10150 2350 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U13 +U 1 1 68035274 +P 8100 4100 +F 0 "U13" H 8100 4100 60 0000 C CNN +F 1 "d_nor" H 8150 4200 60 0000 C CNN +F 2 "" H 8100 4100 60 0000 C CNN +F 3 "" H 8100 4100 60 0000 C CNN + 1 8100 4100 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U12 +U 1 1 6803527A +P 8100 3600 +F 0 "U12" H 8100 3600 60 0000 C CNN +F 1 "d_nor" H 8150 3700 60 0000 C CNN +F 2 "" H 8100 3600 60 0000 C CNN +F 3 "" H 8100 3600 60 0000 C CNN + 1 8100 3600 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U19 +U 1 1 68035280 +P 9250 3600 +F 0 "U19" H 9250 3600 60 0000 C CNN +F 1 "d_nor" H 9300 3700 60 0000 C CNN +F 2 "" H 9250 3600 60 0000 C CNN +F 3 "" H 9250 3600 60 0000 C CNN + 1 9250 3600 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U20 +U 1 1 68035286 +P 9250 4100 +F 0 "U20" H 9250 4100 60 0000 C CNN +F 1 "d_nor" H 9300 4200 60 0000 C CNN +F 2 "" H 9250 4100 60 0000 C CNN +F 3 "" H 9250 4100 60 0000 C CNN + 1 9250 4100 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U26 +U 1 1 6803528C +P 10150 3800 +F 0 "U26" H 10150 3800 60 0000 C CNN +F 1 "d_nor" H 10200 3900 60 0000 C CNN +F 2 "" H 10150 3800 60 0000 C CNN +F 3 "" H 10150 3800 60 0000 C CNN + 1 10150 3800 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U15 +U 1 1 68035357 +P 8150 5700 +F 0 "U15" H 8150 5700 60 0000 C CNN +F 1 "d_nor" H 8200 5800 60 0000 C CNN +F 2 "" H 8150 5700 60 0000 C CNN +F 3 "" H 8150 5700 60 0000 C CNN + 1 8150 5700 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U14 +U 1 1 6803535D +P 8150 5200 +F 0 "U14" H 8150 5200 60 0000 C CNN +F 1 "d_nor" H 8200 5300 60 0000 C CNN +F 2 "" H 8150 5200 60 0000 C CNN +F 3 "" H 8150 5200 60 0000 C CNN + 1 8150 5200 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U21 +U 1 1 68035363 +P 9300 5200 +F 0 "U21" H 9300 5200 60 0000 C CNN +F 1 "d_nor" H 9350 5300 60 0000 C CNN +F 2 "" H 9300 5200 60 0000 C CNN +F 3 "" H 9300 5200 60 0000 C CNN + 1 9300 5200 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U22 +U 1 1 68035369 +P 9300 5700 +F 0 "U22" H 9300 5700 60 0000 C CNN +F 1 "d_nor" H 9350 5800 60 0000 C CNN +F 2 "" H 9300 5700 60 0000 C CNN +F 3 "" H 9300 5700 60 0000 C CNN + 1 9300 5700 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U27 +U 1 1 6803536F +P 10200 5400 +F 0 "U27" H 10200 5400 60 0000 C CNN +F 1 "d_nor" H 10250 5500 60 0000 C CNN +F 2 "" H 10200 5400 60 0000 C CNN +F 3 "" H 10200 5400 60 0000 C CNN + 1 10200 5400 + 1 0 0 -1 +$EndComp +$Comp +L d_nand U24 +U 1 1 68035387 +P 10100 1450 +F 0 "U24" H 10100 1450 60 0000 C CNN +F 1 "d_nand" H 10150 1550 60 0000 C CNN +F 2 "" H 10100 1450 60 0000 C CNN +F 3 "" H 10100 1450 60 0000 C CNN + 1 10100 1450 + 1 0 0 -1 +$EndComp +$Comp +L 5_and X7 +U 1 1 680353EA +P 7700 800 +F 0 "X7" H 7750 700 60 0000 C CNN +F 1 "5_and" H 7800 950 60 0000 C CNN +F 2 "" H 7700 800 60 0000 C CNN +F 3 "" H 7700 800 60 0000 C CNN + 1 7700 800 + 1 0 0 -1 +$EndComp +$Comp +L d_and U16 +U 1 1 68035472 +P 8850 1050 +F 0 "U16" H 8850 1050 60 0000 C CNN +F 1 "d_and" H 8900 1150 60 0000 C CNN +F 2 "" H 8850 1050 60 0000 C CNN +F 3 "" H 8850 1050 60 0000 C CNN + 1 8850 1050 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U23 +U 1 1 68035581 +P 9850 1000 +F 0 "U23" H 9850 900 60 0000 C CNN +F 1 "d_inverter" H 9850 1150 60 0000 C CNN +F 2 "" H 9900 950 60 0000 C CNN +F 3 "" H 9900 950 60 0000 C CNN + 1 9850 1000 + 1 0 0 -1 +$EndComp +$Comp +L 5_and X5 +U 1 1 680355C4 +P 6650 1850 +F 0 "X5" H 6700 1750 60 0000 C CNN +F 1 "5_and" H 6750 2000 60 0000 C CNN +F 2 "" H 6650 1850 60 0000 C CNN +F 3 "" H 6650 1850 60 0000 C CNN + 1 6650 1850 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X2 +U 1 1 68035621 +P 6600 2400 +F 0 "X2" H 6650 2350 60 0000 C CNN +F 1 "4_and" H 6700 2500 60 0000 C CNN +F 2 "" H 6600 2400 60 0000 C CNN +F 3 "" H 6600 2400 60 0000 C CNN + 1 6600 2400 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X1 +U 1 1 68035670 +P 6550 2900 +F 0 "X1" H 6650 2850 60 0000 C CNN +F 1 "3_and" H 6700 3050 60 0000 C CNN +F 2 "" H 6550 2900 60 0000 C CNN +F 3 "" H 6550 2900 60 0000 C CNN + 1 6550 2900 + 1 0 0 -1 +$EndComp +$Comp +L d_and U3 +U 1 1 680356BF +P 6650 3250 +F 0 "U3" H 6650 3250 60 0000 C CNN +F 1 "d_and" H 6700 3350 60 0000 C CNN +F 2 "" H 6650 3250 60 0000 C CNN +F 3 "" H 6650 3250 60 0000 C CNN + 1 6650 3250 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X3 +U 1 1 68035718 +P 6600 3600 +F 0 "X3" H 6650 3550 60 0000 C CNN +F 1 "4_and" H 6700 3700 60 0000 C CNN +F 2 "" H 6600 3600 60 0000 C CNN +F 3 "" H 6600 3600 60 0000 C CNN + 1 6600 3600 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X4 +U 1 1 6803576F +P 6600 4150 +F 0 "X4" H 6650 4100 60 0000 C CNN +F 1 "4_and" H 6700 4250 60 0000 C CNN +F 2 "" H 6600 4150 60 0000 C CNN +F 3 "" H 6600 4150 60 0000 C CNN + 1 6600 4150 + 1 0 0 -1 +$EndComp +$Comp +L d_and U4 +U 1 1 680357C6 +P 6650 4600 +F 0 "U4" H 6650 4600 60 0000 C CNN +F 1 "d_and" H 6700 4700 60 0000 C CNN +F 2 "" H 6650 4600 60 0000 C CNN +F 3 "" H 6650 4600 60 0000 C CNN + 1 6650 4600 + 1 0 0 -1 +$EndComp +$Comp +L d_and U5 +U 1 1 68035819 +P 6650 4900 +F 0 "U5" H 6650 4900 60 0000 C CNN +F 1 "d_and" H 6700 5000 60 0000 C CNN +F 2 "" H 6650 4900 60 0000 C CNN +F 3 "" H 6650 4900 60 0000 C CNN + 1 6650 4900 + 1 0 0 -1 +$EndComp +$Comp +L d_and U6 +U 1 1 68035870 +P 6650 5200 +F 0 "U6" H 6650 5200 60 0000 C CNN +F 1 "d_and" H 6700 5300 60 0000 C CNN +F 2 "" H 6650 5200 60 0000 C CNN +F 3 "" H 6650 5200 60 0000 C CNN + 1 6650 5200 + 1 0 0 -1 +$EndComp +$Comp +L d_and U7 +U 1 1 680358C7 +P 6650 5500 +F 0 "U7" H 6650 5500 60 0000 C CNN +F 1 "d_and" H 6700 5600 60 0000 C CNN +F 2 "" H 6650 5500 60 0000 C CNN +F 3 "" H 6650 5500 60 0000 C CNN + 1 6650 5500 + 1 0 0 -1 +$EndComp +$Comp +L d_and U8 +U 1 1 68035922 +P 6650 5800 +F 0 "U8" H 6650 5800 60 0000 C CNN +F 1 "d_and" H 6700 5900 60 0000 C CNN +F 2 "" H 6650 5800 60 0000 C CNN +F 3 "" H 6650 5800 60 0000 C CNN + 1 6650 5800 + 1 0 0 -1 +$EndComp +$Comp +L d_and U9 +U 1 1 6803598F +P 6650 6100 +F 0 "U9" H 6650 6100 60 0000 C CNN +F 1 "d_and" H 6700 6200 60 0000 C CNN +F 2 "" H 6650 6100 60 0000 C CNN +F 3 "" H 6650 6100 60 0000 C CNN + 1 6650 6100 + 1 0 0 -1 +$EndComp +Wire Wire Line + 8250 800 8400 800 +Wire Wire Line + 8400 800 8400 950 +Wire Wire Line + 8200 1300 8400 1250 +Wire Wire Line + 8400 1250 8400 1050 +Wire Wire Line + 9300 1000 9550 1000 +Wire Wire Line + 9450 1350 9650 1350 +Wire Wire Line + 10150 1000 10150 1250 +Wire Wire Line + 10150 1250 9450 1250 +Wire Wire Line + 9450 1250 9450 1350 +Wire Wire Line + 5800 1450 5800 6100 +Wire Wire Line + 4250 6100 6200 6100 +Wire Wire Line + 5800 1500 9650 1500 +Wire Wire Line + 9650 1500 9650 1450 +Connection ~ 5800 1500 +Wire Wire Line + 6200 2050 5800 2050 +Connection ~ 5800 2050 +Wire Wire Line + 6200 2550 5800 2550 +Connection ~ 5800 2550 +Wire Wire Line + 6200 2950 5800 2950 +Connection ~ 5800 2950 +Wire Wire Line + 6200 3250 5800 3250 +Connection ~ 5800 3250 +Wire Wire Line + 6200 3750 5800 3750 +Connection ~ 5800 3750 +Wire Wire Line + 6200 4300 5800 4300 +Connection ~ 5800 4300 +Wire Wire Line + 6200 4600 5800 4600 +Connection ~ 5800 4600 +Wire Wire Line + 6200 4900 5800 4900 +Connection ~ 5800 4900 +Wire Wire Line + 6200 5200 5800 5200 +Connection ~ 5800 5200 +Wire Wire Line + 6200 5500 5800 5500 +Connection ~ 5800 5500 +Wire Wire Line + 6200 5800 5800 5800 +Connection ~ 5800 5800 +Wire Wire Line + 7100 5150 7350 5150 +Wire Wire Line + 7350 5150 7350 5050 +Wire Wire Line + 7350 5050 7700 5050 +Wire Wire Line + 7700 5050 7700 5100 +Wire Wire Line + 7100 5450 7100 5200 +Wire Wire Line + 7100 5200 7700 5200 +Wire Wire Line + 7100 5750 7100 5600 +Wire Wire Line + 7100 5600 7700 5600 +Wire Wire Line + 7100 6050 7700 6050 +Wire Wire Line + 7700 6050 7700 5700 +Wire Wire Line + 8600 5150 8750 5150 +Wire Wire Line + 8750 5100 8750 5200 +Wire Wire Line + 8750 5100 8850 5100 +Wire Wire Line + 8750 5200 8850 5200 +Connection ~ 8750 5150 +Wire Wire Line + 8600 5650 8750 5650 +Wire Wire Line + 8750 5600 8750 5700 +Wire Wire Line + 8750 5600 8850 5600 +Wire Wire Line + 8750 5700 8850 5700 +Connection ~ 8750 5650 +Wire Wire Line + 9750 5150 9750 5300 +Wire Wire Line + 9750 5400 9750 5650 +Wire Wire Line + 7100 3600 7100 3500 +Wire Wire Line + 7100 3500 7650 3500 +Wire Wire Line + 7100 4150 7100 3800 +Wire Wire Line + 7100 3800 7650 3800 +Wire Wire Line + 7650 3800 7650 3600 +Wire Wire Line + 7100 4550 7100 4350 +Wire Wire Line + 7100 4350 7350 4350 +Wire Wire Line + 7350 4350 7350 4000 +Wire Wire Line + 7350 4000 7650 4000 +Wire Wire Line + 7100 4850 7650 4850 +Wire Wire Line + 7650 4850 7650 4100 +Wire Wire Line + 8550 3550 8700 3550 +Wire Wire Line + 8700 3500 8700 3600 +Wire Wire Line + 8700 3500 8800 3500 +Wire Wire Line + 8700 3600 8800 3600 +Connection ~ 8700 3550 +Wire Wire Line + 8550 4050 8700 4050 +Wire Wire Line + 8700 4000 8700 4100 +Wire Wire Line + 8700 4000 8800 4000 +Wire Wire Line + 8700 4100 8800 4100 +Connection ~ 8700 4050 +Wire Wire Line + 9700 3550 9700 3700 +Wire Wire Line + 9700 4050 9700 3800 +Wire Wire Line + 7200 1850 7650 1850 +Wire Wire Line + 7650 1850 7650 2050 +Wire Wire Line + 7100 2400 7650 2400 +Wire Wire Line + 7650 2400 7650 2150 +Wire Wire Line + 7050 2850 7100 2850 +Wire Wire Line + 7100 2850 7100 2550 +Wire Wire Line + 7100 2550 7650 2550 +Wire Wire Line + 7100 3200 7650 3200 +Wire Wire Line + 7650 3200 7650 2650 +Wire Wire Line + 8550 2100 8750 2100 +Wire Wire Line + 8750 2050 8750 2150 +Wire Wire Line + 8750 2050 8800 2050 +Wire Wire Line + 8750 2150 8800 2150 +Connection ~ 8750 2100 +Wire Wire Line + 8550 2600 8700 2600 +Wire Wire Line + 8700 2550 8700 2650 +Wire Wire Line + 8700 2550 8800 2550 +Wire Wire Line + 8700 2650 8800 2650 +Connection ~ 8700 2600 +Wire Wire Line + 9700 2100 9700 2250 +Wire Wire Line + 9700 2350 9700 2600 +$Comp +L PORT U1 +U 1 1 680376C3 +P 650 600 +F 0 "U1" H 700 700 30 0000 C CNN +F 1 "PORT" H 650 600 30 0000 C CNN +F 2 "" H 650 600 60 0000 C CNN +F 3 "" H 650 600 60 0000 C CNN + 1 650 600 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 680377EE +P 800 1450 +F 0 "U1" H 850 1550 30 0000 C CNN +F 1 "PORT" H 800 1450 30 0000 C CNN +F 2 "" H 800 1450 60 0000 C CNN +F 3 "" H 800 1450 60 0000 C CNN + 2 800 1450 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 68037920 +P 900 2100 +F 0 "U1" H 950 2200 30 0000 C CNN +F 1 "PORT" H 900 2100 30 0000 C CNN +F 2 "" H 900 2100 60 0000 C CNN +F 3 "" H 900 2100 60 0000 C CNN + 3 900 2100 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 68037989 +P 1000 2750 +F 0 "U1" H 1050 2850 30 0000 C CNN +F 1 "PORT" H 1000 2750 30 0000 C CNN +F 2 "" H 1000 2750 60 0000 C CNN +F 3 "" H 1000 2750 60 0000 C CNN + 4 1000 2750 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 5 1 680379F4 +P 1100 3400 +F 0 "U1" H 1150 3500 30 0000 C CNN +F 1 "PORT" H 1100 3400 30 0000 C CNN +F 2 "" H 1100 3400 60 0000 C CNN +F 3 "" H 1100 3400 60 0000 C CNN + 5 1100 3400 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 6 1 68037A5B +P 1200 3950 +F 0 "U1" H 1250 4050 30 0000 C CNN +F 1 "PORT" H 1200 3950 30 0000 C CNN +F 2 "" H 1200 3950 60 0000 C CNN +F 3 "" H 1200 3950 60 0000 C CNN + 6 1200 3950 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 7 1 68037BF6 +P 1350 4600 +F 0 "U1" H 1400 4700 30 0000 C CNN +F 1 "PORT" H 1350 4600 30 0000 C CNN +F 2 "" H 1350 4600 60 0000 C CNN +F 3 "" H 1350 4600 60 0000 C CNN + 7 1350 4600 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 8 1 68037C5D +P 1450 5200 +F 0 "U1" H 1500 5300 30 0000 C CNN +F 1 "PORT" H 1450 5200 30 0000 C CNN +F 2 "" H 1450 5200 60 0000 C CNN +F 3 "" H 1450 5200 60 0000 C CNN + 8 1450 5200 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 9 1 68037CCA +P 1600 5900 +F 0 "U1" H 1650 6000 30 0000 C CNN +F 1 "PORT" H 1600 5900 30 0000 C CNN +F 2 "" H 1600 5900 60 0000 C CNN +F 3 "" H 1600 5900 60 0000 C CNN + 9 1600 5900 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 10 1 68038497 +P 10950 1000 +F 0 "U1" H 11000 1100 30 0000 C CNN +F 1 "PORT" H 10950 1000 30 0000 C CNN +F 2 "" H 10950 1000 60 0000 C CNN +F 3 "" H 10950 1000 60 0000 C CNN + 10 10950 1000 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 11 1 6803850C +P 10950 1400 +F 0 "U1" H 11000 1500 30 0000 C CNN +F 1 "PORT" H 10950 1400 30 0000 C CNN +F 2 "" H 10950 1400 60 0000 C CNN +F 3 "" H 10950 1400 60 0000 C CNN + 11 10950 1400 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 12 1 6803857F +P 11000 2300 +F 0 "U1" H 11050 2400 30 0000 C CNN +F 1 "PORT" H 11000 2300 30 0000 C CNN +F 2 "" H 11000 2300 60 0000 C CNN +F 3 "" H 11000 2300 60 0000 C CNN + 12 11000 2300 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 13 1 680385FD +P 11000 3750 +F 0 "U1" H 11050 3850 30 0000 C CNN +F 1 "PORT" H 11000 3750 30 0000 C CNN +F 2 "" H 11000 3750 60 0000 C CNN +F 3 "" H 11000 3750 60 0000 C CNN + 13 11000 3750 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 14 1 680387EC +P 11050 5350 +F 0 "U1" H 11100 5450 30 0000 C CNN +F 1 "PORT" H 11050 5350 30 0000 C CNN +F 2 "" H 11050 5350 60 0000 C CNN +F 3 "" H 11050 5350 60 0000 C CNN + 14 11050 5350 + -1 0 0 1 +$EndComp +Wire Wire Line + 10650 5350 10800 5350 +Wire Wire Line + 10600 3750 10750 3750 +Wire Wire Line + 10600 2300 10750 2300 +Wire Wire Line + 10550 1400 10700 1400 +Wire Wire Line + 10150 1000 10700 1000 +Wire Wire Line + 900 600 7250 600 +Wire Wire Line + 5250 1450 5250 1650 +Wire Wire Line + 5250 1650 6200 1650 +Wire Wire Line + 1200 1450 1200 700 +Wire Wire Line + 1200 700 7250 700 +Connection ~ 1200 1450 +Wire Wire Line + 1150 2100 2550 2100 +Wire Wire Line + 4200 2100 5250 2100 +Wire Wire Line + 5250 2100 5250 1750 +Wire Wire Line + 5250 1750 6200 1750 +Wire Wire Line + 1400 2100 1400 800 +Wire Wire Line + 1400 800 7250 800 +Connection ~ 1400 2100 +Wire Wire Line + 3150 2100 3150 3450 +Wire Wire Line + 3150 3450 6200 3450 +Connection ~ 3150 2100 +Wire Wire Line + 4900 2250 4900 4000 +Wire Wire Line + 4900 2250 6200 2250 +Wire Wire Line + 4900 4000 6200 4000 +Connection ~ 4900 2750 +$Comp +L d_inverter U30 +U 1 1 6803A0F5 +P 3850 3300 +F 0 "U30" H 3850 3200 60 0000 C CNN +F 1 "d_inverter" H 3850 3450 60 0000 C CNN +F 2 "" H 3900 3250 60 0000 C CNN +F 3 "" H 3900 3250 60 0000 C CNN + 1 3850 3300 + 1 0 0 -1 +$EndComp +Wire Wire Line + 1550 2750 1550 900 +Wire Wire Line + 1550 900 7250 900 +Connection ~ 1550 2750 +Wire Wire Line + 1350 3400 2400 3400 +Wire Wire Line + 3000 3400 3550 3400 +Wire Wire Line + 3550 3400 3550 3300 +Wire Wire Line + 1650 3400 1650 1000 +Wire Wire Line + 1650 1000 7250 1000 +Connection ~ 1650 3400 +Wire Wire Line + 5400 3300 4150 3300 +Wire Wire Line + 5400 1850 5400 4100 +Wire Wire Line + 5400 1850 6200 1850 +Wire Wire Line + 5400 2350 6200 2350 +Connection ~ 5400 2350 +Wire Wire Line + 5400 3550 6200 3550 +Connection ~ 5400 3300 +Wire Wire Line + 5400 4100 6200 4100 +Connection ~ 5400 3550 +Wire Wire Line + 3000 3400 3000 5100 +Wire Wire Line + 3000 5100 6200 5100 +Connection ~ 3000 3400 +$Comp +L d_inverter U28 +U 1 1 6803A9D1 +P 3700 3950 +F 0 "U28" H 3700 3850 60 0000 C CNN +F 1 "d_inverter" H 3700 4100 60 0000 C CNN +F 2 "" H 3750 3900 60 0000 C CNN +F 3 "" H 3750 3900 60 0000 C CNN + 1 3700 3950 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U29 +U 1 1 6803AA4C +P 3750 4550 +F 0 "U29" H 3750 4450 60 0000 C CNN +F 1 "d_inverter" H 3750 4700 60 0000 C CNN +F 2 "" H 3800 4500 60 0000 C CNN +F 3 "" H 3800 4500 60 0000 C CNN + 1 3750 4550 + 1 0 0 -1 +$EndComp +Wire Wire Line + 4000 3950 5650 3950 +Wire Wire Line + 5650 3650 5650 4200 +Wire Wire Line + 5650 3650 6200 3650 +Wire Wire Line + 5650 4200 6200 4200 +Connection ~ 5650 3950 +Wire Wire Line + 3100 3950 3100 4400 +Wire Wire Line + 3100 4400 5550 4400 +Wire Wire Line + 5550 2750 5550 5400 +Wire Wire Line + 5550 2750 6200 2750 +Connection ~ 3100 3950 +Wire Wire Line + 5550 5400 6200 5400 +Connection ~ 5550 4400 +Wire Wire Line + 1950 3950 1950 1150 +Wire Wire Line + 1950 1150 7250 1150 +Connection ~ 1950 3950 +$Comp +L 4_and X6 +U 1 1 6803B5B1 +P 7650 1300 +F 0 "X6" H 7700 1250 60 0000 C CNN +F 1 "4_and" H 7750 1400 60 0000 C CNN +F 2 "" H 7650 1300 60 0000 C CNN +F 3 "" H 7650 1300 60 0000 C CNN + 1 7650 1300 + 1 0 0 -1 +$EndComp +Wire Wire Line + 5800 1450 7250 1450 +Wire Wire Line + 8200 1300 8150 1300 +Wire Wire Line + 4250 5900 4250 6100 +Connection ~ 5800 6100 +Wire Wire Line + 1700 5200 1900 5200 +Wire Wire Line + 1900 5200 1900 5750 +Wire Wire Line + 5600 3150 5600 6000 +Wire Wire Line + 5600 6000 6200 6000 +Wire Wire Line + 5600 4800 6200 4800 +Connection ~ 5600 5750 +Wire Wire Line + 5600 3150 6200 3150 +Connection ~ 5600 4800 +Wire Wire Line + 2000 1350 2000 5750 +Wire Wire Line + 2000 1350 7250 1350 +Connection ~ 2000 5750 +Wire Wire Line + 3450 4600 3450 4550 +Wire Wire Line + 2350 4600 2350 1250 +Wire Wire Line + 2350 1250 7250 1250 +Connection ~ 2350 4600 +Wire Wire Line + 3150 4600 3150 5700 +Wire Wire Line + 3150 5700 6200 5700 +Connection ~ 3150 4600 +Wire Wire Line + 6000 5700 6000 4500 +Wire Wire Line + 6000 4500 6200 4500 +Connection ~ 6000 5700 +Wire Wire Line + 5750 4550 4050 4550 +Wire Wire Line + 5750 1950 5750 4550 +Wire Wire Line + 5750 1950 6200 1950 +Wire Wire Line + 5750 2450 6200 2450 +Connection ~ 5750 2450 +Wire Wire Line + 5750 2850 6200 2850 +Connection ~ 5750 2850 +$Comp +L d_inverter U37 +U 1 1 68036AB6 +P 3000 1450 +F 0 "U37" H 3000 1350 60 0000 C CNN +F 1 "d_inverter" H 3000 1600 60 0000 C CNN +F 2 "" H 3050 1400 60 0000 C CNN +F 3 "" H 3050 1400 60 0000 C CNN + 1 3000 1450 + 1 0 0 -1 +$EndComp +Wire Wire Line + 1050 1450 2700 1450 +Wire Wire Line + 3300 1450 5250 1450 +$Comp +L d_inverter U35 +U 1 1 6803703F +P 2850 2100 +F 0 "U35" H 2850 2000 60 0000 C CNN +F 1 "d_inverter" H 2850 2250 60 0000 C CNN +F 2 "" H 2900 2050 60 0000 C CNN +F 3 "" H 2900 2050 60 0000 C CNN + 1 2850 2100 + 1 0 0 -1 +$EndComp +Wire Wire Line + 3150 2100 3600 2100 +$Comp +L d_inverter U32 +U 1 1 68037359 +P 2750 2750 +F 0 "U32" H 2750 2650 60 0000 C CNN +F 1 "d_inverter" H 2750 2900 60 0000 C CNN +F 2 "" H 2800 2700 60 0000 C CNN +F 3 "" H 2800 2700 60 0000 C CNN + 1 2750 2750 + 1 0 0 -1 +$EndComp +Wire Wire Line + 1250 2750 2450 2750 +Wire Wire Line + 3050 2750 4900 2750 +$Comp +L d_inverter U31 +U 1 1 680376A2 +P 2700 3400 +F 0 "U31" H 2700 3300 60 0000 C CNN +F 1 "d_inverter" H 2700 3550 60 0000 C CNN +F 2 "" H 2750 3350 60 0000 C CNN +F 3 "" H 2750 3350 60 0000 C CNN + 1 2700 3400 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U34 +U 1 1 6803789B +P 2800 3950 +F 0 "U34" H 2800 3850 60 0000 C CNN +F 1 "d_inverter" H 2800 4100 60 0000 C CNN +F 2 "" H 2850 3900 60 0000 C CNN +F 3 "" H 2850 3900 60 0000 C CNN + 1 2800 3950 + 1 0 0 -1 +$EndComp +Wire Wire Line + 1450 3950 2500 3950 +Wire Wire Line + 3100 3950 3400 3950 +$Comp +L d_inverter U36 +U 1 1 68037CD4 +P 2850 4600 +F 0 "U36" H 2850 4500 60 0000 C CNN +F 1 "d_inverter" H 2850 4750 60 0000 C CNN +F 2 "" H 2900 4550 60 0000 C CNN +F 3 "" H 2900 4550 60 0000 C CNN + 1 2850 4600 + 1 0 0 -1 +$EndComp +Wire Wire Line + 1600 4600 2550 4600 +Wire Wire Line + 3150 4600 3450 4600 +$Comp +L d_inverter U33 +U 1 1 68037FCC +P 2750 5750 +F 0 "U33" H 2750 5650 60 0000 C CNN +F 1 "d_inverter" H 2750 5900 60 0000 C CNN +F 2 "" H 2800 5700 60 0000 C CNN +F 3 "" H 2800 5700 60 0000 C CNN + 1 2750 5750 + 1 0 0 -1 +$EndComp +Wire Wire Line + 1900 5750 2450 5750 +Wire Wire Line + 3050 5750 5600 5750 +$Comp +L d_inverter U38 +U 1 1 680382A1 +P 3450 5900 +F 0 "U38" H 3450 5800 60 0000 C CNN +F 1 "d_inverter" H 3450 6050 60 0000 C CNN +F 2 "" H 3500 5850 60 0000 C CNN +F 3 "" H 3500 5850 60 0000 C CNN + 1 3450 5900 + 1 0 0 -1 +$EndComp +Wire Wire Line + 1850 5900 3150 5900 +Wire Wire Line + 3750 5900 4250 5900 +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/SN74LS148/74148.sub b/library/SubcircuitLibrary/SN74LS148/74148.sub new file mode 100644 index 00000000..a4dc5a51 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS148/74148.sub @@ -0,0 +1,164 @@ +* Subcircuit 74148 +.subckt 74148 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ +* c:\fossee\esim\library\subcircuitlibrary\74148\74148.cir +.include 4_and.sub +.include 3_and.sub +.include 5_and.sub +* u2 net-_u2-pad1_ net-_u2-pad2_ d_inverter +* u11 net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ d_nor +* u10 net-_u10-pad1_ net-_u10-pad2_ net-_u10-pad3_ d_nor +* u17 net-_u10-pad3_ net-_u10-pad3_ net-_u17-pad3_ d_nor +* u18 net-_u11-pad3_ net-_u11-pad3_ net-_u18-pad3_ d_nor +* u25 net-_u17-pad3_ net-_u18-pad3_ net-_u1-pad12_ d_nor +* u13 net-_u13-pad1_ net-_u13-pad2_ net-_u13-pad3_ d_nor +* u12 net-_u12-pad1_ net-_u12-pad2_ net-_u12-pad3_ d_nor +* u19 net-_u12-pad3_ net-_u12-pad3_ net-_u19-pad3_ d_nor +* u20 net-_u13-pad3_ net-_u13-pad3_ net-_u20-pad3_ d_nor +* u26 net-_u19-pad3_ net-_u20-pad3_ net-_u1-pad13_ d_nor +* u15 net-_u15-pad1_ net-_u15-pad2_ net-_u15-pad3_ d_nor +* u14 net-_u14-pad1_ net-_u14-pad2_ net-_u14-pad3_ d_nor +* u21 net-_u14-pad3_ net-_u14-pad3_ net-_u21-pad3_ d_nor +* u22 net-_u15-pad3_ net-_u15-pad3_ net-_u22-pad3_ d_nor +* u27 net-_u21-pad3_ net-_u22-pad3_ net-_u1-pad14_ d_nor +* u24 net-_u1-pad10_ net-_u24-pad2_ net-_u1-pad11_ d_nand +x7 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u16-pad1_ 5_and +* u16 net-_u16-pad1_ net-_u16-pad2_ net-_u16-pad3_ d_and +* u23 net-_u16-pad3_ net-_u1-pad10_ d_inverter +x5 net-_u37-pad2_ net-_u2-pad2_ net-_u30-pad2_ net-_u29-pad2_ net-_u24-pad2_ net-_u10-pad1_ 5_and +x2 net-_u32-pad2_ net-_u30-pad2_ net-_u29-pad2_ net-_u24-pad2_ net-_u10-pad2_ 4_and +x1 net-_u28-pad1_ net-_u29-pad2_ net-_u24-pad2_ net-_u11-pad1_ 3_and +* u3 net-_u3-pad1_ net-_u24-pad2_ net-_u11-pad2_ d_and +x3 net-_u2-pad1_ net-_u30-pad2_ net-_u28-pad2_ net-_u24-pad2_ net-_u12-pad1_ 4_and +x4 net-_u32-pad2_ net-_u30-pad2_ net-_u28-pad2_ net-_u24-pad2_ net-_u12-pad2_ 4_and +* u4 net-_u29-pad1_ net-_u24-pad2_ net-_u13-pad1_ d_and +* u5 net-_u3-pad1_ net-_u24-pad2_ net-_u13-pad2_ d_and +* u6 net-_u30-pad1_ net-_u24-pad2_ net-_u14-pad1_ d_and +* u7 net-_u28-pad1_ net-_u24-pad2_ net-_u14-pad2_ d_and +* u8 net-_u29-pad1_ net-_u24-pad2_ net-_u15-pad1_ d_and +* u9 net-_u3-pad1_ net-_u24-pad2_ net-_u15-pad2_ d_and +* u30 net-_u30-pad1_ net-_u30-pad2_ d_inverter +* u28 net-_u28-pad1_ net-_u28-pad2_ d_inverter +* u29 net-_u29-pad1_ net-_u29-pad2_ d_inverter +x6 net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u24-pad2_ net-_u16-pad2_ 4_and +* u37 net-_u1-pad2_ net-_u37-pad2_ d_inverter +* u35 net-_u1-pad3_ net-_u2-pad1_ d_inverter +* u32 net-_u1-pad4_ net-_u32-pad2_ d_inverter +* u31 net-_u1-pad5_ net-_u30-pad1_ d_inverter +* u34 net-_u1-pad6_ net-_u28-pad1_ d_inverter +* u36 net-_u1-pad7_ net-_u29-pad1_ d_inverter +* u33 net-_u1-pad8_ net-_u3-pad1_ d_inverter +* u38 net-_u1-pad9_ net-_u24-pad2_ d_inverter +a1 net-_u2-pad1_ net-_u2-pad2_ u2 +a2 [net-_u11-pad1_ net-_u11-pad2_ ] net-_u11-pad3_ u11 +a3 [net-_u10-pad1_ net-_u10-pad2_ ] net-_u10-pad3_ u10 +a4 [net-_u10-pad3_ net-_u10-pad3_ ] net-_u17-pad3_ u17 +a5 [net-_u11-pad3_ net-_u11-pad3_ ] net-_u18-pad3_ u18 +a6 [net-_u17-pad3_ net-_u18-pad3_ ] net-_u1-pad12_ u25 +a7 [net-_u13-pad1_ net-_u13-pad2_ ] net-_u13-pad3_ u13 +a8 [net-_u12-pad1_ net-_u12-pad2_ ] net-_u12-pad3_ u12 +a9 [net-_u12-pad3_ net-_u12-pad3_ ] net-_u19-pad3_ u19 +a10 [net-_u13-pad3_ net-_u13-pad3_ ] net-_u20-pad3_ u20 +a11 [net-_u19-pad3_ net-_u20-pad3_ ] net-_u1-pad13_ u26 +a12 [net-_u15-pad1_ net-_u15-pad2_ ] net-_u15-pad3_ u15 +a13 [net-_u14-pad1_ net-_u14-pad2_ ] net-_u14-pad3_ u14 +a14 [net-_u14-pad3_ net-_u14-pad3_ ] net-_u21-pad3_ u21 +a15 [net-_u15-pad3_ net-_u15-pad3_ ] net-_u22-pad3_ u22 +a16 [net-_u21-pad3_ net-_u22-pad3_ ] net-_u1-pad14_ u27 +a17 [net-_u1-pad10_ net-_u24-pad2_ ] net-_u1-pad11_ u24 +a18 [net-_u16-pad1_ net-_u16-pad2_ ] net-_u16-pad3_ u16 +a19 net-_u16-pad3_ net-_u1-pad10_ u23 +a20 [net-_u3-pad1_ net-_u24-pad2_ ] net-_u11-pad2_ u3 +a21 [net-_u29-pad1_ net-_u24-pad2_ ] net-_u13-pad1_ u4 +a22 [net-_u3-pad1_ net-_u24-pad2_ ] net-_u13-pad2_ u5 +a23 [net-_u30-pad1_ net-_u24-pad2_ ] net-_u14-pad1_ u6 +a24 [net-_u28-pad1_ net-_u24-pad2_ ] net-_u14-pad2_ u7 +a25 [net-_u29-pad1_ net-_u24-pad2_ ] net-_u15-pad1_ u8 +a26 [net-_u3-pad1_ net-_u24-pad2_ ] net-_u15-pad2_ u9 +a27 net-_u30-pad1_ net-_u30-pad2_ u30 +a28 net-_u28-pad1_ net-_u28-pad2_ u28 +a29 net-_u29-pad1_ net-_u29-pad2_ u29 +a30 net-_u1-pad2_ net-_u37-pad2_ u37 +a31 net-_u1-pad3_ net-_u2-pad1_ u35 +a32 net-_u1-pad4_ net-_u32-pad2_ u32 +a33 net-_u1-pad5_ net-_u30-pad1_ u31 +a34 net-_u1-pad6_ net-_u28-pad1_ u34 +a35 net-_u1-pad7_ net-_u29-pad1_ u36 +a36 net-_u1-pad8_ net-_u3-pad1_ u33 +a37 net-_u1-pad9_ net-_u24-pad2_ u38 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u11 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u10 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u17 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u18 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u25 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u13 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u12 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u19 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u20 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u26 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u15 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u14 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u21 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u22 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nor, NgSpice Name: d_nor +.model u27 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u24 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u16 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u23 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u3 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u4 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u5 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u6 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u7 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u8 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u9 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u30 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u28 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u29 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u37 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u35 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u32 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u31 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u34 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u36 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u33 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u38 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Control Statements + +.ends 74148
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74LS148/74148_Previous_Values.xml b/library/SubcircuitLibrary/SN74LS148/74148_Previous_Values.xml new file mode 100644 index 00000000..590eac2d --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS148/74148_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model><u2 name="type">d_inverter<field1 name="Enter Rise Delay (default=1.0e-9)" /><field2 name="Enter Fall Delay (default=1.0e-9)" /><field3 name="Enter Input Load (default=1.0e-12)" /></u2><u11 name="type">d_nor<field4 name="Enter Rise Delay (default=1.0e-9)" /><field5 name="Enter Fall Delay (default=1.0e-9)" /><field6 name="Enter Input Load (default=1.0e-12)" /></u11><u10 name="type">d_nor<field7 name="Enter Rise Delay (default=1.0e-9)" /><field8 name="Enter Fall Delay (default=1.0e-9)" /><field9 name="Enter Input Load (default=1.0e-12)" /></u10><u17 name="type">d_nor<field10 name="Enter Rise Delay (default=1.0e-9)" /><field11 name="Enter Fall Delay (default=1.0e-9)" /><field12 name="Enter Input Load (default=1.0e-12)" /></u17><u18 name="type">d_nor<field13 name="Enter Rise Delay (default=1.0e-9)" /><field14 name="Enter Fall Delay (default=1.0e-9)" /><field15 name="Enter Input Load (default=1.0e-12)" /></u18><u25 name="type">d_nor<field16 name="Enter Rise Delay (default=1.0e-9)" /><field17 name="Enter Fall Delay (default=1.0e-9)" /><field18 name="Enter Input Load (default=1.0e-12)" /></u25><u13 name="type">d_nor<field19 name="Enter Rise Delay (default=1.0e-9)" /><field20 name="Enter Fall Delay (default=1.0e-9)" /><field21 name="Enter Input Load (default=1.0e-12)" /></u13><u12 name="type">d_nor<field22 name="Enter Rise Delay (default=1.0e-9)" /><field23 name="Enter Fall Delay (default=1.0e-9)" /><field24 name="Enter Input Load (default=1.0e-12)" /></u12><u19 name="type">d_nor<field25 name="Enter Rise Delay (default=1.0e-9)" /><field26 name="Enter Fall Delay (default=1.0e-9)" /><field27 name="Enter Input Load (default=1.0e-12)" /></u19><u20 name="type">d_nor<field28 name="Enter Rise Delay (default=1.0e-9)" /><field29 name="Enter Fall Delay (default=1.0e-9)" /><field30 name="Enter Input Load (default=1.0e-12)" /></u20><u26 name="type">d_nor<field31 name="Enter Rise Delay (default=1.0e-9)" /><field32 name="Enter Fall Delay (default=1.0e-9)" /><field33 name="Enter Input Load (default=1.0e-12)" /></u26><u15 name="type">d_nor<field34 name="Enter Rise Delay (default=1.0e-9)" /><field35 name="Enter Fall Delay (default=1.0e-9)" /><field36 name="Enter Input Load (default=1.0e-12)" /></u15><u14 name="type">d_nor<field37 name="Enter Rise Delay (default=1.0e-9)" /><field38 name="Enter Fall Delay (default=1.0e-9)" /><field39 name="Enter Input Load (default=1.0e-12)" /></u14><u21 name="type">d_nor<field40 name="Enter Rise Delay (default=1.0e-9)" /><field41 name="Enter Fall Delay (default=1.0e-9)" /><field42 name="Enter Input Load (default=1.0e-12)" /></u21><u22 name="type">d_nor<field43 name="Enter Rise Delay (default=1.0e-9)" /><field44 name="Enter Fall Delay (default=1.0e-9)" /><field45 name="Enter Input Load (default=1.0e-12)" /></u22><u27 name="type">d_nor<field46 name="Enter Rise Delay (default=1.0e-9)" /><field47 name="Enter Fall Delay (default=1.0e-9)" /><field48 name="Enter Input Load (default=1.0e-12)" /></u27><u24 name="type">d_nand<field49 name="Enter Rise Delay (default=1.0e-9)" /><field50 name="Enter Fall Delay (default=1.0e-9)" /><field51 name="Enter Input Load (default=1.0e-12)" /></u24><u16 name="type">d_and<field52 name="Enter Rise Delay (default=1.0e-9)" /><field53 name="Enter Fall Delay (default=1.0e-9)" /><field54 name="Enter Input Load (default=1.0e-12)" /></u16><u23 name="type">d_inverter<field55 name="Enter Rise Delay (default=1.0e-9)" /><field56 name="Enter Fall Delay (default=1.0e-9)" /><field57 name="Enter Input Load (default=1.0e-12)" /></u23><u3 name="type">d_and<field58 name="Enter Rise Delay (default=1.0e-9)" /><field59 name="Enter Fall Delay (default=1.0e-9)" /><field60 name="Enter Input Load (default=1.0e-12)" /></u3><u4 name="type">d_and<field61 name="Enter Rise Delay (default=1.0e-9)" /><field62 name="Enter Fall Delay (default=1.0e-9)" /><field63 name="Enter Input Load (default=1.0e-12)" /></u4><u5 name="type">d_and<field64 name="Enter Rise Delay (default=1.0e-9)" /><field65 name="Enter Fall Delay (default=1.0e-9)" /><field66 name="Enter Input Load (default=1.0e-12)" /></u5><u6 name="type">d_and<field67 name="Enter Rise Delay (default=1.0e-9)" /><field68 name="Enter Fall Delay (default=1.0e-9)" /><field69 name="Enter Input Load (default=1.0e-12)" /></u6><u7 name="type">d_and<field70 name="Enter Rise Delay (default=1.0e-9)" /><field71 name="Enter Fall Delay (default=1.0e-9)" /><field72 name="Enter Input Load (default=1.0e-12)" /></u7><u8 name="type">d_and<field73 name="Enter Rise Delay (default=1.0e-9)" /><field74 name="Enter Fall Delay (default=1.0e-9)" /><field75 name="Enter Input Load (default=1.0e-12)" /></u8><u9 name="type">d_and<field76 name="Enter Rise Delay (default=1.0e-9)" /><field77 name="Enter Fall Delay (default=1.0e-9)" /><field78 name="Enter Input Load (default=1.0e-12)" /></u9><u30 name="type">d_inverter<field79 name="Enter Rise Delay (default=1.0e-9)" /><field80 name="Enter Fall Delay (default=1.0e-9)" /><field81 name="Enter Input Load (default=1.0e-12)" /></u30><u28 name="type">d_inverter<field82 name="Enter Rise Delay (default=1.0e-9)" /><field83 name="Enter Fall Delay (default=1.0e-9)" /><field84 name="Enter Input Load (default=1.0e-12)" /></u28><u29 name="type">d_inverter<field85 name="Enter Rise Delay (default=1.0e-9)" /><field86 name="Enter Fall Delay (default=1.0e-9)" /><field87 name="Enter Input Load (default=1.0e-12)" /></u29><u37 name="type">d_inverter<field88 name="Enter Rise Delay (default=1.0e-9)" /><field89 name="Enter Fall Delay (default=1.0e-9)" /><field90 name="Enter Input Load (default=1.0e-12)" /></u37><u35 name="type">d_inverter<field91 name="Enter Rise Delay (default=1.0e-9)" /><field92 name="Enter Fall Delay (default=1.0e-9)" /><field93 name="Enter Input Load (default=1.0e-12)" /></u35><u32 name="type">d_inverter<field94 name="Enter Rise Delay (default=1.0e-9)" /><field95 name="Enter Fall Delay (default=1.0e-9)" /><field96 name="Enter Input Load (default=1.0e-12)" /></u32><u31 name="type">d_inverter<field97 name="Enter Rise Delay (default=1.0e-9)" /><field98 name="Enter Fall Delay (default=1.0e-9)" /><field99 name="Enter Input Load (default=1.0e-12)" /></u31><u34 name="type">d_inverter<field100 name="Enter Rise Delay (default=1.0e-9)" /><field101 name="Enter Fall Delay (default=1.0e-9)" /><field102 name="Enter Input Load (default=1.0e-12)" /></u34><u36 name="type">d_inverter<field103 name="Enter Rise Delay (default=1.0e-9)" /><field104 name="Enter Fall Delay (default=1.0e-9)" /><field105 name="Enter Input Load (default=1.0e-12)" /></u36><u33 name="type">d_inverter<field106 name="Enter Rise Delay (default=1.0e-9)" /><field107 name="Enter Fall Delay (default=1.0e-9)" /><field108 name="Enter Input Load (default=1.0e-12)" /></u33><u38 name="type">d_inverter<field109 name="Enter Rise Delay (default=1.0e-9)" /><field110 name="Enter Fall Delay (default=1.0e-9)" /><field111 name="Enter Input Load (default=1.0e-12)" /></u38></model><devicemodel /><subcircuit><x7><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\5_and</field></x7><x5><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\5_and</field></x5><x2><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x2><x1><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x1><x3><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x3><x4><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x4><x6><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x6></subcircuit><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74LS148/analysis b/library/SubcircuitLibrary/SN74LS148/analysis new file mode 100644 index 00000000..7dec7ebc --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS148/analysis @@ -0,0 +1 @@ +.tran 10e-03 50e-00 0e-03
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74LS151/74151-cache.lib b/library/SubcircuitLibrary/SN74LS151/74151-cache.lib new file mode 100644 index 00000000..63457e0b --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS151/74151-cache.lib @@ -0,0 +1,113 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# 4_and +# +DEF 4_and X 0 40 Y Y 1 F N +F0 "X" 50 -50 60 H V C CNN +F1 "4_and" 100 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 100 0 206 760 -760 0 1 0 N 150 200 150 -200 +P 2 0 1 0 -200 200 150 200 N +P 4 0 1 0 -200 200 -200 -200 50 -200 150 -200 N +X in1 1 -400 150 200 R 50 50 1 1 I +X in2 2 -400 50 200 R 50 50 1 1 I +X in3 3 -400 -50 200 R 50 50 1 1 I +X in4 4 -400 -150 200 R 50 50 1 1 I +X out 5 500 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 B +X ~ 2 250 0 100 L 30 30 2 1 B +X ~ 3 250 0 100 L 30 30 3 1 B +X ~ 4 250 0 100 L 30 30 4 1 B +X ~ 5 250 0 100 L 30 30 5 1 B +X ~ 6 250 0 100 L 30 30 6 1 B +X ~ 7 250 0 100 L 30 30 7 1 B +X ~ 8 250 0 100 L 30 30 8 1 B +X ~ 9 250 0 100 L 30 30 9 1 B +X ~ 10 250 0 100 L 30 30 10 1 B +X ~ 11 250 0 100 L 30 30 11 1 B +X ~ 12 250 0 100 L 30 30 12 1 B +X ~ 13 250 0 100 L 30 30 13 1 B +X ~ 14 250 0 100 L 30 30 14 1 B +X ~ 15 250 0 100 L 30 30 15 1 B +X ~ 16 250 0 100 L 30 30 16 1 B +X ~ 17 250 0 100 L 30 30 17 1 B +X ~ 18 250 0 100 L 30 30 18 1 B +X ~ 19 250 0 100 L 30 30 19 1 B +X ~ 20 250 0 100 L 30 30 20 1 B +X ~ 21 250 0 100 L 30 30 21 1 B +X ~ 22 250 0 100 L 30 30 22 1 B +X ~ 23 250 0 100 L 30 30 23 1 B +X ~ 24 250 0 100 L 30 30 24 1 B +X ~ 25 250 0 100 L 30 30 25 1 B +X ~ 26 250 0 100 L 30 30 26 1 B +ENDDRAW +ENDDEF +# +# d_and +# +DEF d_and U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_and" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_inverter +# +DEF d_inverter U 0 40 Y Y 1 F N +F0 "U" 0 -100 60 H V C CNN +F1 "d_inverter" 0 150 60 H V C CNN +F2 "" 50 -50 60 H V C CNN +F3 "" 50 -50 60 H V C CNN +DRAW +P 4 0 1 0 -100 50 -100 -50 100 0 -100 50 N +X ~ 1 -300 0 200 R 50 50 1 1 I +X ~ 2 300 0 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_or +# +DEF d_or U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_or" 0 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50 +A -25 -124 325 574 323 0 1 0 N 150 150 250 50 +A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50 +P 2 0 1 0 -250 -50 150 -50 N +P 2 0 1 0 -250 150 150 150 N +X IN1 1 -450 100 215 R 50 50 1 1 I +X IN2 2 -450 0 215 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/SN74LS151/74151.cir b/library/SubcircuitLibrary/SN74LS151/74151.cir new file mode 100644 index 00000000..b01b335b --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS151/74151.cir @@ -0,0 +1,35 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\74151\74151.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 04/18/25 20:22:13 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U5 Net-_U1-Pad4_ Net-_U16-Pad1_ d_inverter +X1 Net-_U2-Pad2_ Net-_U3-Pad2_ Net-_U4-Pad2_ Net-_U1-Pad5_ Net-_U11-Pad1_ 4_and +X2 Net-_U6-Pad2_ Net-_U3-Pad2_ Net-_U4-Pad2_ Net-_U1-Pad6_ Net-_U11-Pad2_ 4_and +X3 Net-_U2-Pad2_ Net-_U7-Pad2_ Net-_U4-Pad2_ Net-_U1-Pad7_ Net-_U13-Pad2_ 4_and +X4 Net-_U6-Pad2_ Net-_U7-Pad2_ Net-_U4-Pad2_ Net-_U1-Pad8_ Net-_U14-Pad2_ 4_and +X5 Net-_U2-Pad2_ Net-_U3-Pad2_ Net-_U8-Pad2_ Net-_U1-Pad9_ Net-_U12-Pad1_ 4_and +X6 Net-_U6-Pad2_ Net-_U3-Pad2_ Net-_U8-Pad2_ Net-_U1-Pad10_ Net-_U12-Pad2_ 4_and +X7 Net-_U2-Pad2_ Net-_U7-Pad2_ Net-_U8-Pad2_ Net-_U1-Pad11_ Net-_U9-Pad2_ 4_and +X8 Net-_U6-Pad2_ Net-_U7-Pad2_ Net-_U8-Pad2_ Net-_U1-Pad12_ Net-_U10-Pad2_ 4_and +U11 Net-_U11-Pad1_ Net-_U11-Pad2_ Net-_U11-Pad3_ d_or +U13 Net-_U11-Pad3_ Net-_U13-Pad2_ Net-_U13-Pad3_ d_or +U14 Net-_U13-Pad3_ Net-_U14-Pad2_ Net-_U14-Pad3_ d_or +U12 Net-_U12-Pad1_ Net-_U12-Pad2_ Net-_U12-Pad3_ d_or +U9 Net-_U12-Pad3_ Net-_U9-Pad2_ Net-_U10-Pad1_ d_or +U10 Net-_U10-Pad1_ Net-_U10-Pad2_ Net-_U10-Pad3_ d_or +U15 Net-_U14-Pad3_ Net-_U10-Pad3_ Net-_U15-Pad3_ d_or +U16 Net-_U16-Pad1_ Net-_U15-Pad3_ Net-_U1-Pad13_ d_and +U17 Net-_U1-Pad13_ Net-_U1-Pad14_ d_inverter +U2 Net-_U1-Pad1_ Net-_U2-Pad2_ d_inverter +U6 Net-_U2-Pad2_ Net-_U6-Pad2_ d_inverter +U3 Net-_U1-Pad2_ Net-_U3-Pad2_ d_inverter +U7 Net-_U3-Pad2_ Net-_U7-Pad2_ d_inverter +U4 Net-_U1-Pad3_ Net-_U4-Pad2_ d_inverter +U8 Net-_U4-Pad2_ Net-_U8-Pad2_ d_inverter +U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ PORT + +.end diff --git a/library/SubcircuitLibrary/SN74LS151/74151.cir.out b/library/SubcircuitLibrary/SN74LS151/74151.cir.out new file mode 100644 index 00000000..141a4401 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS151/74151.cir.out @@ -0,0 +1,85 @@ +* c:\fossee\esim\library\subcircuitlibrary\74151\74151.cir + +.include 4_and.sub +* u5 net-_u1-pad4_ net-_u16-pad1_ d_inverter +x1 net-_u2-pad2_ net-_u3-pad2_ net-_u4-pad2_ net-_u1-pad5_ net-_u11-pad1_ 4_and +x2 net-_u6-pad2_ net-_u3-pad2_ net-_u4-pad2_ net-_u1-pad6_ net-_u11-pad2_ 4_and +x3 net-_u2-pad2_ net-_u7-pad2_ net-_u4-pad2_ net-_u1-pad7_ net-_u13-pad2_ 4_and +x4 net-_u6-pad2_ net-_u7-pad2_ net-_u4-pad2_ net-_u1-pad8_ net-_u14-pad2_ 4_and +x5 net-_u2-pad2_ net-_u3-pad2_ net-_u8-pad2_ net-_u1-pad9_ net-_u12-pad1_ 4_and +x6 net-_u6-pad2_ net-_u3-pad2_ net-_u8-pad2_ net-_u1-pad10_ net-_u12-pad2_ 4_and +x7 net-_u2-pad2_ net-_u7-pad2_ net-_u8-pad2_ net-_u1-pad11_ net-_u9-pad2_ 4_and +x8 net-_u6-pad2_ net-_u7-pad2_ net-_u8-pad2_ net-_u1-pad12_ net-_u10-pad2_ 4_and +* u11 net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ d_or +* u13 net-_u11-pad3_ net-_u13-pad2_ net-_u13-pad3_ d_or +* u14 net-_u13-pad3_ net-_u14-pad2_ net-_u14-pad3_ d_or +* u12 net-_u12-pad1_ net-_u12-pad2_ net-_u12-pad3_ d_or +* u9 net-_u12-pad3_ net-_u9-pad2_ net-_u10-pad1_ d_or +* u10 net-_u10-pad1_ net-_u10-pad2_ net-_u10-pad3_ d_or +* u15 net-_u14-pad3_ net-_u10-pad3_ net-_u15-pad3_ d_or +* u16 net-_u16-pad1_ net-_u15-pad3_ net-_u1-pad13_ d_and +* u17 net-_u1-pad13_ net-_u1-pad14_ d_inverter +* u2 net-_u1-pad1_ net-_u2-pad2_ d_inverter +* u6 net-_u2-pad2_ net-_u6-pad2_ d_inverter +* u3 net-_u1-pad2_ net-_u3-pad2_ d_inverter +* u7 net-_u3-pad2_ net-_u7-pad2_ d_inverter +* u4 net-_u1-pad3_ net-_u4-pad2_ d_inverter +* u8 net-_u4-pad2_ net-_u8-pad2_ d_inverter +* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ port +a1 net-_u1-pad4_ net-_u16-pad1_ u5 +a2 [net-_u11-pad1_ net-_u11-pad2_ ] net-_u11-pad3_ u11 +a3 [net-_u11-pad3_ net-_u13-pad2_ ] net-_u13-pad3_ u13 +a4 [net-_u13-pad3_ net-_u14-pad2_ ] net-_u14-pad3_ u14 +a5 [net-_u12-pad1_ net-_u12-pad2_ ] net-_u12-pad3_ u12 +a6 [net-_u12-pad3_ net-_u9-pad2_ ] net-_u10-pad1_ u9 +a7 [net-_u10-pad1_ net-_u10-pad2_ ] net-_u10-pad3_ u10 +a8 [net-_u14-pad3_ net-_u10-pad3_ ] net-_u15-pad3_ u15 +a9 [net-_u16-pad1_ net-_u15-pad3_ ] net-_u1-pad13_ u16 +a10 net-_u1-pad13_ net-_u1-pad14_ u17 +a11 net-_u1-pad1_ net-_u2-pad2_ u2 +a12 net-_u2-pad2_ net-_u6-pad2_ u6 +a13 net-_u1-pad2_ net-_u3-pad2_ u3 +a14 net-_u3-pad2_ net-_u7-pad2_ u7 +a15 net-_u1-pad3_ net-_u4-pad2_ u4 +a16 net-_u4-pad2_ net-_u8-pad2_ u8 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u11 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u13 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u14 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u12 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u9 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u10 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u15 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u16 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u17 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/SN74LS151/74151.pro b/library/SubcircuitLibrary/SN74LS151/74151.pro new file mode 100644 index 00000000..ad9ee7a2 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS151/74151.pro @@ -0,0 +1,83 @@ +update=05/06/25 20:58:57 +version=1 +last_client=eeschema +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts +[schematic_editor] +version=1 +PageLayoutDescrFile= +PlotDirectoryName= +SubpartIdSeparator=0 +SubpartFirstId=65 +NetFmtName= +SpiceForceRefPrefix=0 +SpiceUseNetNumbers=0 +LabSize=60 diff --git a/library/SubcircuitLibrary/SN74LS151/74151.sch b/library/SubcircuitLibrary/SN74LS151/74151.sch new file mode 100644 index 00000000..373289ec --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS151/74151.sch @@ -0,0 +1,736 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L d_inverter U5 +U 1 1 680256E1 +P 2300 1200 +F 0 "U5" H 2300 1100 60 0000 C CNN +F 1 "d_inverter" H 2300 1350 60 0000 C CNN +F 2 "" H 2350 1150 60 0000 C CNN +F 3 "" H 2350 1150 60 0000 C CNN + 1 2300 1200 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X1 +U 1 1 68025716 +P 4050 1800 +F 0 "X1" H 4100 1750 60 0000 C CNN +F 1 "4_and" H 4150 1900 60 0000 C CNN +F 2 "" H 4050 1800 60 0000 C CNN +F 3 "" H 4050 1800 60 0000 C CNN + 1 4050 1800 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X2 +U 1 1 68025737 +P 4050 2300 +F 0 "X2" H 4100 2250 60 0000 C CNN +F 1 "4_and" H 4150 2400 60 0000 C CNN +F 2 "" H 4050 2300 60 0000 C CNN +F 3 "" H 4050 2300 60 0000 C CNN + 1 4050 2300 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X3 +U 1 1 68025752 +P 4050 2800 +F 0 "X3" H 4100 2750 60 0000 C CNN +F 1 "4_and" H 4150 2900 60 0000 C CNN +F 2 "" H 4050 2800 60 0000 C CNN +F 3 "" H 4050 2800 60 0000 C CNN + 1 4050 2800 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X4 +U 1 1 68025775 +P 4050 3250 +F 0 "X4" H 4100 3200 60 0000 C CNN +F 1 "4_and" H 4150 3350 60 0000 C CNN +F 2 "" H 4050 3250 60 0000 C CNN +F 3 "" H 4050 3250 60 0000 C CNN + 1 4050 3250 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X5 +U 1 1 68025794 +P 4050 3750 +F 0 "X5" H 4100 3700 60 0000 C CNN +F 1 "4_and" H 4150 3850 60 0000 C CNN +F 2 "" H 4050 3750 60 0000 C CNN +F 3 "" H 4050 3750 60 0000 C CNN + 1 4050 3750 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X6 +U 1 1 680257C7 +P 4050 4250 +F 0 "X6" H 4100 4200 60 0000 C CNN +F 1 "4_and" H 4150 4350 60 0000 C CNN +F 2 "" H 4050 4250 60 0000 C CNN +F 3 "" H 4050 4250 60 0000 C CNN + 1 4050 4250 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X7 +U 1 1 680257F2 +P 4050 4750 +F 0 "X7" H 4100 4700 60 0000 C CNN +F 1 "4_and" H 4150 4850 60 0000 C CNN +F 2 "" H 4050 4750 60 0000 C CNN +F 3 "" H 4050 4750 60 0000 C CNN + 1 4050 4750 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X8 +U 1 1 6802581B +P 4050 5250 +F 0 "X8" H 4100 5200 60 0000 C CNN +F 1 "4_and" H 4150 5350 60 0000 C CNN +F 2 "" H 4050 5250 60 0000 C CNN +F 3 "" H 4050 5250 60 0000 C CNN + 1 4050 5250 + 1 0 0 -1 +$EndComp +$Comp +L d_or U11 +U 1 1 6802584A +P 6350 2550 +F 0 "U11" H 6350 2550 60 0000 C CNN +F 1 "d_or" H 6350 2650 60 0000 C CNN +F 2 "" H 6350 2550 60 0000 C CNN +F 3 "" H 6350 2550 60 0000 C CNN + 1 6350 2550 + 1 0 0 -1 +$EndComp +$Comp +L d_or U13 +U 1 1 68025893 +P 6400 3050 +F 0 "U13" H 6400 3050 60 0000 C CNN +F 1 "d_or" H 6400 3150 60 0000 C CNN +F 2 "" H 6400 3050 60 0000 C CNN +F 3 "" H 6400 3050 60 0000 C CNN + 1 6400 3050 + 1 0 0 -1 +$EndComp +$Comp +L d_or U14 +U 1 1 68025938 +P 6400 3450 +F 0 "U14" H 6400 3450 60 0000 C CNN +F 1 "d_or" H 6400 3550 60 0000 C CNN +F 2 "" H 6400 3450 60 0000 C CNN +F 3 "" H 6400 3450 60 0000 C CNN + 1 6400 3450 + 1 0 0 -1 +$EndComp +$Comp +L d_or U12 +U 1 1 68025975 +P 6350 4100 +F 0 "U12" H 6350 4100 60 0000 C CNN +F 1 "d_or" H 6350 4200 60 0000 C CNN +F 2 "" H 6350 4100 60 0000 C CNN +F 3 "" H 6350 4100 60 0000 C CNN + 1 6350 4100 + 1 0 0 -1 +$EndComp +$Comp +L d_or U9 +U 1 1 680259B2 +P 6300 4450 +F 0 "U9" H 6300 4450 60 0000 C CNN +F 1 "d_or" H 6300 4550 60 0000 C CNN +F 2 "" H 6300 4450 60 0000 C CNN +F 3 "" H 6300 4450 60 0000 C CNN + 1 6300 4450 + 1 0 0 -1 +$EndComp +$Comp +L d_or U10 +U 1 1 680259F1 +P 6300 4800 +F 0 "U10" H 6300 4800 60 0000 C CNN +F 1 "d_or" H 6300 4900 60 0000 C CNN +F 2 "" H 6300 4800 60 0000 C CNN +F 3 "" H 6300 4800 60 0000 C CNN + 1 6300 4800 + 1 0 0 -1 +$EndComp +$Comp +L d_or U15 +U 1 1 68025A26 +P 8350 3750 +F 0 "U15" H 8350 3750 60 0000 C CNN +F 1 "d_or" H 8350 3850 60 0000 C CNN +F 2 "" H 8350 3750 60 0000 C CNN +F 3 "" H 8350 3750 60 0000 C CNN + 1 8350 3750 + 1 0 0 -1 +$EndComp +$Comp +L d_and U16 +U 1 1 68025A81 +P 9500 3350 +F 0 "U16" H 9500 3350 60 0000 C CNN +F 1 "d_and" H 9550 3450 60 0000 C CNN +F 2 "" H 9500 3350 60 0000 C CNN +F 3 "" H 9500 3350 60 0000 C CNN + 1 9500 3350 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U17 +U 1 1 68025AF6 +P 10450 3600 +F 0 "U17" H 10450 3500 60 0000 C CNN +F 1 "d_inverter" H 10450 3750 60 0000 C CNN +F 2 "" H 10500 3550 60 0000 C CNN +F 3 "" H 10500 3550 60 0000 C CNN + 1 10450 3600 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U2 +U 1 1 68025B39 +P 1700 5650 +F 0 "U2" H 1700 5550 60 0000 C CNN +F 1 "d_inverter" H 1700 5800 60 0000 C CNN +F 2 "" H 1750 5600 60 0000 C CNN +F 3 "" H 1750 5600 60 0000 C CNN + 1 1700 5650 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U6 +U 1 1 68025BA0 +P 2450 5650 +F 0 "U6" H 2450 5550 60 0000 C CNN +F 1 "d_inverter" H 2450 5800 60 0000 C CNN +F 2 "" H 2500 5600 60 0000 C CNN +F 3 "" H 2500 5600 60 0000 C CNN + 1 2450 5650 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U3 +U 1 1 68025BDD +P 1700 6100 +F 0 "U3" H 1700 6000 60 0000 C CNN +F 1 "d_inverter" H 1700 6250 60 0000 C CNN +F 2 "" H 1750 6050 60 0000 C CNN +F 3 "" H 1750 6050 60 0000 C CNN + 1 1700 6100 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U7 +U 1 1 68025C1C +P 2450 6150 +F 0 "U7" H 2450 6050 60 0000 C CNN +F 1 "d_inverter" H 2450 6300 60 0000 C CNN +F 2 "" H 2500 6100 60 0000 C CNN +F 3 "" H 2500 6100 60 0000 C CNN + 1 2450 6150 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U4 +U 1 1 68025C63 +P 1700 6600 +F 0 "U4" H 1700 6500 60 0000 C CNN +F 1 "d_inverter" H 1700 6750 60 0000 C CNN +F 2 "" H 1750 6550 60 0000 C CNN +F 3 "" H 1750 6550 60 0000 C CNN + 1 1700 6600 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U8 +U 1 1 68025CB4 +P 2500 6600 +F 0 "U8" H 2500 6500 60 0000 C CNN +F 1 "d_inverter" H 2500 6750 60 0000 C CNN +F 2 "" H 2550 6550 60 0000 C CNN +F 3 "" H 2550 6550 60 0000 C CNN + 1 2500 6600 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 68025CFD +P 1050 1200 +F 0 "U1" H 1100 1300 30 0000 C CNN +F 1 "PORT" H 1050 1200 30 0000 C CNN +F 2 "" H 1050 1200 60 0000 C CNN +F 3 "" H 1050 1200 60 0000 C CNN + 4 1050 1200 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 5 1 68025D54 +P 1050 1950 +F 0 "U1" H 1100 2050 30 0000 C CNN +F 1 "PORT" H 1050 1950 30 0000 C CNN +F 2 "" H 1050 1950 60 0000 C CNN +F 3 "" H 1050 1950 60 0000 C CNN + 5 1050 1950 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 6 1 68025DA7 +P 1050 2400 +F 0 "U1" H 1100 2500 30 0000 C CNN +F 1 "PORT" H 1050 2400 30 0000 C CNN +F 2 "" H 1050 2400 60 0000 C CNN +F 3 "" H 1050 2400 60 0000 C CNN + 6 1050 2400 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 7 1 68025DF8 +P 1050 2900 +F 0 "U1" H 1100 3000 30 0000 C CNN +F 1 "PORT" H 1050 2900 30 0000 C CNN +F 2 "" H 1050 2900 60 0000 C CNN +F 3 "" H 1050 2900 60 0000 C CNN + 7 1050 2900 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 8 1 68025E53 +P 1050 3350 +F 0 "U1" H 1100 3450 30 0000 C CNN +F 1 "PORT" H 1050 3350 30 0000 C CNN +F 2 "" H 1050 3350 60 0000 C CNN +F 3 "" H 1050 3350 60 0000 C CNN + 8 1050 3350 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 9 1 68025EA4 +P 1050 3800 +F 0 "U1" H 1100 3900 30 0000 C CNN +F 1 "PORT" H 1050 3800 30 0000 C CNN +F 2 "" H 1050 3800 60 0000 C CNN +F 3 "" H 1050 3800 60 0000 C CNN + 9 1050 3800 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 10 1 68025F03 +P 1050 4250 +F 0 "U1" H 1100 4350 30 0000 C CNN +F 1 "PORT" H 1050 4250 30 0000 C CNN +F 2 "" H 1050 4250 60 0000 C CNN +F 3 "" H 1050 4250 60 0000 C CNN + 10 1050 4250 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 11 1 68025F64 +P 1050 4700 +F 0 "U1" H 1100 4800 30 0000 C CNN +F 1 "PORT" H 1050 4700 30 0000 C CNN +F 2 "" H 1050 4700 60 0000 C CNN +F 3 "" H 1050 4700 60 0000 C CNN + 11 1050 4700 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 12 1 68025FBB +P 1050 5250 +F 0 "U1" H 1100 5350 30 0000 C CNN +F 1 "PORT" H 1050 5250 30 0000 C CNN +F 2 "" H 1050 5250 60 0000 C CNN +F 3 "" H 1050 5250 60 0000 C CNN + 12 1050 5250 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 1 1 68026020 +P 950 5650 +F 0 "U1" H 1000 5750 30 0000 C CNN +F 1 "PORT" H 950 5650 30 0000 C CNN +F 2 "" H 950 5650 60 0000 C CNN +F 3 "" H 950 5650 60 0000 C CNN + 1 950 5650 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 6802607F +P 950 6100 +F 0 "U1" H 1000 6200 30 0000 C CNN +F 1 "PORT" H 950 6100 30 0000 C CNN +F 2 "" H 950 6100 60 0000 C CNN +F 3 "" H 950 6100 60 0000 C CNN + 2 950 6100 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 680260DC +P 950 6600 +F 0 "U1" H 1000 6700 30 0000 C CNN +F 1 "PORT" H 950 6600 30 0000 C CNN +F 2 "" H 950 6600 60 0000 C CNN +F 3 "" H 950 6600 60 0000 C CNN + 3 950 6600 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 13 1 68026141 +P 11000 3300 +F 0 "U1" H 11050 3400 30 0000 C CNN +F 1 "PORT" H 11000 3300 30 0000 C CNN +F 2 "" H 11000 3300 60 0000 C CNN +F 3 "" H 11000 3300 60 0000 C CNN + 13 11000 3300 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 14 1 680261B0 +P 11150 3600 +F 0 "U1" H 11200 3700 30 0000 C CNN +F 1 "PORT" H 11150 3600 30 0000 C CNN +F 2 "" H 11150 3600 60 0000 C CNN +F 3 "" H 11150 3600 60 0000 C CNN + 14 11150 3600 + -1 0 0 1 +$EndComp +Wire Wire Line + 1300 1200 2000 1200 +Wire Wire Line + 1300 1950 3650 1950 +Wire Wire Line + 1300 2400 3650 2400 +Wire Wire Line + 3650 2400 3650 2450 +Wire Wire Line + 1300 2900 3650 2900 +Wire Wire Line + 3650 2900 3650 2950 +Wire Wire Line + 1300 3350 3650 3350 +Wire Wire Line + 3650 3350 3650 3400 +Wire Wire Line + 1300 3800 3450 3800 +Wire Wire Line + 3450 3800 3450 3900 +Wire Wire Line + 3450 3900 3650 3900 +Wire Wire Line + 1300 4250 3100 4250 +Wire Wire Line + 3100 4250 3100 4400 +Wire Wire Line + 3100 4400 3650 4400 +Wire Wire Line + 1300 4700 2900 4700 +Wire Wire Line + 2900 4700 2900 4900 +Wire Wire Line + 2900 4900 3650 4900 +Wire Wire Line + 1300 5250 2750 5250 +Wire Wire Line + 2750 5250 2750 5350 +Wire Wire Line + 2750 5350 3650 5350 +Wire Wire Line + 3650 5350 3650 5400 +Wire Wire Line + 1200 5650 1400 5650 +Wire Wire Line + 1200 6100 1400 6100 +Wire Wire Line + 1200 6600 1400 6600 +Wire Wire Line + 2000 5650 2150 5650 +Wire Wire Line + 2000 6100 2150 6100 +Wire Wire Line + 2150 6100 2150 6150 +Wire Wire Line + 2000 6600 2200 6600 +Wire Wire Line + 4550 1800 5900 1800 +Wire Wire Line + 5900 1800 5900 2450 +Wire Wire Line + 4550 2300 5650 2300 +Wire Wire Line + 5650 2300 5650 2550 +Wire Wire Line + 5650 2550 5900 2550 +Wire Wire Line + 6800 2500 7250 2500 +Wire Wire Line + 7250 2500 7250 2800 +Wire Wire Line + 7250 2800 5750 2800 +Wire Wire Line + 5750 2800 5750 2950 +Wire Wire Line + 5750 2950 5950 2950 +Wire Wire Line + 4550 2800 5300 2800 +Wire Wire Line + 5300 2800 5300 3050 +Wire Wire Line + 5300 3050 5950 3050 +Wire Wire Line + 6850 3000 7300 3000 +Wire Wire Line + 7300 3000 7300 3200 +Wire Wire Line + 7300 3200 5950 3200 +Wire Wire Line + 5950 3200 5950 3350 +Wire Wire Line + 4550 3250 5650 3250 +Wire Wire Line + 5650 3250 5650 3450 +Wire Wire Line + 5650 3450 5950 3450 +Wire Wire Line + 6850 3400 7900 3400 +Wire Wire Line + 7900 3400 7900 3650 +Wire Wire Line + 4550 3750 5900 3750 +Wire Wire Line + 5900 3750 5900 4000 +Wire Wire Line + 4500 4100 5900 4100 +Wire Wire Line + 4500 4100 4500 4150 +Wire Wire Line + 4500 4150 4550 4150 +Wire Wire Line + 4550 4150 4550 4250 +Wire Wire Line + 6800 4050 6800 4200 +Wire Wire Line + 6800 4200 5850 4200 +Wire Wire Line + 5850 4200 5850 4350 +Wire Wire Line + 4550 4750 5350 4750 +Wire Wire Line + 5350 4750 5350 4450 +Wire Wire Line + 5350 4450 5850 4450 +Wire Wire Line + 6750 4400 6900 4400 +Wire Wire Line + 6900 4400 6900 4550 +Wire Wire Line + 6900 4550 5850 4550 +Wire Wire Line + 5850 4550 5850 4700 +Wire Wire Line + 4550 5250 5850 5250 +Wire Wire Line + 5850 5250 5850 4800 +Wire Wire Line + 6750 4750 7900 4750 +Wire Wire Line + 7900 4750 7900 3750 +Wire Wire Line + 8800 3700 8800 3350 +Wire Wire Line + 8800 3350 9050 3350 +Wire Wire Line + 9950 3300 10750 3300 +Wire Wire Line + 10100 3300 10100 3600 +Wire Wire Line + 10100 3600 10150 3600 +Connection ~ 10100 3300 +Wire Wire Line + 10750 3600 10900 3600 +Wire Wire Line + 2600 1200 9050 1200 +Wire Wire Line + 9050 1200 9050 3250 +Wire Wire Line + 2050 5650 2050 1650 +Wire Wire Line + 2050 1650 3650 1650 +Connection ~ 2050 5650 +Wire Wire Line + 3650 2650 2050 2650 +Connection ~ 2050 2650 +Wire Wire Line + 3650 3600 2050 3600 +Connection ~ 2050 3600 +Wire Wire Line + 3650 4600 2050 4600 +Connection ~ 2050 4600 +Wire Wire Line + 2750 5650 3100 5650 +Wire Wire Line + 3100 5650 3100 5400 +Wire Wire Line + 3100 5400 2150 5400 +Wire Wire Line + 2150 5400 2150 2150 +Wire Wire Line + 2150 2150 3650 2150 +Wire Wire Line + 3650 3100 2150 3100 +Wire Wire Line + 2150 3100 2150 3150 +Connection ~ 2150 3150 +Wire Wire Line + 3650 4100 2150 4100 +Connection ~ 2150 4100 +Wire Wire Line + 3650 5100 2150 5100 +Connection ~ 2150 5100 +Wire Wire Line + 2050 6100 2050 5850 +Wire Wire Line + 2050 5850 2850 5850 +Connection ~ 2050 6100 +Wire Wire Line + 2750 6150 3000 6150 +Wire Wire Line + 2100 6600 2100 6250 +Wire Wire Line + 2100 6250 3200 6250 +Connection ~ 2100 6600 +Wire Wire Line + 2800 6600 3350 6600 +Wire Wire Line + 2850 5850 2850 1750 +Wire Wire Line + 2850 1750 3650 1750 +Wire Wire Line + 2850 2250 3650 2250 +Connection ~ 2850 2250 +Wire Wire Line + 2850 3700 3650 3700 +Connection ~ 2850 3700 +Wire Wire Line + 2850 4200 3650 4200 +Connection ~ 2850 4200 +Wire Wire Line + 3000 6150 3000 2750 +Wire Wire Line + 3000 2750 3650 2750 +Wire Wire Line + 3000 3200 3650 3200 +Connection ~ 3000 3200 +Wire Wire Line + 3000 4700 3650 4700 +Connection ~ 3000 4700 +Wire Wire Line + 3000 5200 3650 5200 +Connection ~ 3000 5200 +Wire Wire Line + 3200 6250 3200 1850 +Wire Wire Line + 3200 1850 3650 1850 +Wire Wire Line + 3200 2350 3650 2350 +Connection ~ 3200 2350 +Wire Wire Line + 3200 2850 3650 2850 +Connection ~ 3200 2850 +Wire Wire Line + 3200 3300 3650 3300 +Connection ~ 3200 3300 +Wire Wire Line + 3350 6600 3350 3950 +Wire Wire Line + 3350 3950 3550 3950 +Wire Wire Line + 3550 3950 3550 3800 +Wire Wire Line + 3550 3800 3650 3800 +Wire Wire Line + 3350 4300 3650 4300 +Connection ~ 3350 4300 +Wire Wire Line + 3350 4800 3650 4800 +Connection ~ 3350 4800 +Wire Wire Line + 3350 5300 3650 5300 +Connection ~ 3350 5300 +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/SN74LS151/74151.sub b/library/SubcircuitLibrary/SN74LS151/74151.sub new file mode 100644 index 00000000..c53f323b --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS151/74151.sub @@ -0,0 +1,79 @@ +* Subcircuit 74151 +.subckt 74151 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ +* c:\fossee\esim\library\subcircuitlibrary\74151\74151.cir +.include 4_and.sub +* u5 net-_u1-pad4_ net-_u16-pad1_ d_inverter +x1 net-_u2-pad2_ net-_u3-pad2_ net-_u4-pad2_ net-_u1-pad5_ net-_u11-pad1_ 4_and +x2 net-_u6-pad2_ net-_u3-pad2_ net-_u4-pad2_ net-_u1-pad6_ net-_u11-pad2_ 4_and +x3 net-_u2-pad2_ net-_u7-pad2_ net-_u4-pad2_ net-_u1-pad7_ net-_u13-pad2_ 4_and +x4 net-_u6-pad2_ net-_u7-pad2_ net-_u4-pad2_ net-_u1-pad8_ net-_u14-pad2_ 4_and +x5 net-_u2-pad2_ net-_u3-pad2_ net-_u8-pad2_ net-_u1-pad9_ net-_u12-pad1_ 4_and +x6 net-_u6-pad2_ net-_u3-pad2_ net-_u8-pad2_ net-_u1-pad10_ net-_u12-pad2_ 4_and +x7 net-_u2-pad2_ net-_u7-pad2_ net-_u8-pad2_ net-_u1-pad11_ net-_u9-pad2_ 4_and +x8 net-_u6-pad2_ net-_u7-pad2_ net-_u8-pad2_ net-_u1-pad12_ net-_u10-pad2_ 4_and +* u11 net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ d_or +* u13 net-_u11-pad3_ net-_u13-pad2_ net-_u13-pad3_ d_or +* u14 net-_u13-pad3_ net-_u14-pad2_ net-_u14-pad3_ d_or +* u12 net-_u12-pad1_ net-_u12-pad2_ net-_u12-pad3_ d_or +* u9 net-_u12-pad3_ net-_u9-pad2_ net-_u10-pad1_ d_or +* u10 net-_u10-pad1_ net-_u10-pad2_ net-_u10-pad3_ d_or +* u15 net-_u14-pad3_ net-_u10-pad3_ net-_u15-pad3_ d_or +* u16 net-_u16-pad1_ net-_u15-pad3_ net-_u1-pad13_ d_and +* u17 net-_u1-pad13_ net-_u1-pad14_ d_inverter +* u2 net-_u1-pad1_ net-_u2-pad2_ d_inverter +* u6 net-_u2-pad2_ net-_u6-pad2_ d_inverter +* u3 net-_u1-pad2_ net-_u3-pad2_ d_inverter +* u7 net-_u3-pad2_ net-_u7-pad2_ d_inverter +* u4 net-_u1-pad3_ net-_u4-pad2_ d_inverter +* u8 net-_u4-pad2_ net-_u8-pad2_ d_inverter +a1 net-_u1-pad4_ net-_u16-pad1_ u5 +a2 [net-_u11-pad1_ net-_u11-pad2_ ] net-_u11-pad3_ u11 +a3 [net-_u11-pad3_ net-_u13-pad2_ ] net-_u13-pad3_ u13 +a4 [net-_u13-pad3_ net-_u14-pad2_ ] net-_u14-pad3_ u14 +a5 [net-_u12-pad1_ net-_u12-pad2_ ] net-_u12-pad3_ u12 +a6 [net-_u12-pad3_ net-_u9-pad2_ ] net-_u10-pad1_ u9 +a7 [net-_u10-pad1_ net-_u10-pad2_ ] net-_u10-pad3_ u10 +a8 [net-_u14-pad3_ net-_u10-pad3_ ] net-_u15-pad3_ u15 +a9 [net-_u16-pad1_ net-_u15-pad3_ ] net-_u1-pad13_ u16 +a10 net-_u1-pad13_ net-_u1-pad14_ u17 +a11 net-_u1-pad1_ net-_u2-pad2_ u2 +a12 net-_u2-pad2_ net-_u6-pad2_ u6 +a13 net-_u1-pad2_ net-_u3-pad2_ u3 +a14 net-_u3-pad2_ net-_u7-pad2_ u7 +a15 net-_u1-pad3_ net-_u4-pad2_ u4 +a16 net-_u4-pad2_ net-_u8-pad2_ u8 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u11 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u13 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u14 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u12 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u9 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u10 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u15 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u16 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u17 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u7 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u8 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Control Statements + +.ends 74151
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74LS151/74151_Previous_Values.xml b/library/SubcircuitLibrary/SN74LS151/74151_Previous_Values.xml new file mode 100644 index 00000000..8ebb72a7 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS151/74151_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model><u5 name="type">d_inverter<field1 name="Enter Rise Delay (default=1.0e-9)" /><field2 name="Enter Fall Delay (default=1.0e-9)" /><field3 name="Enter Input Load (default=1.0e-12)" /></u5><u11 name="type">d_or<field4 name="Enter Rise Delay (default=1.0e-9)" /><field5 name="Enter Fall Delay (default=1.0e-9)" /><field6 name="Enter Input Load (default=1.0e-12)" /></u11><u13 name="type">d_or<field7 name="Enter Rise Delay (default=1.0e-9)" /><field8 name="Enter Fall Delay (default=1.0e-9)" /><field9 name="Enter Input Load (default=1.0e-12)" /></u13><u14 name="type">d_or<field10 name="Enter Rise Delay (default=1.0e-9)" /><field11 name="Enter Fall Delay (default=1.0e-9)" /><field12 name="Enter Input Load (default=1.0e-12)" /></u14><u12 name="type">d_or<field13 name="Enter Rise Delay (default=1.0e-9)" /><field14 name="Enter Fall Delay (default=1.0e-9)" /><field15 name="Enter Input Load (default=1.0e-12)" /></u12><u9 name="type">d_or<field16 name="Enter Rise Delay (default=1.0e-9)" /><field17 name="Enter Fall Delay (default=1.0e-9)" /><field18 name="Enter Input Load (default=1.0e-12)" /></u9><u10 name="type">d_or<field19 name="Enter Rise Delay (default=1.0e-9)" /><field20 name="Enter Fall Delay (default=1.0e-9)" /><field21 name="Enter Input Load (default=1.0e-12)" /></u10><u15 name="type">d_or<field22 name="Enter Rise Delay (default=1.0e-9)" /><field23 name="Enter Fall Delay (default=1.0e-9)" /><field24 name="Enter Input Load (default=1.0e-12)" /></u15><u16 name="type">d_and<field25 name="Enter Rise Delay (default=1.0e-9)" /><field26 name="Enter Fall Delay (default=1.0e-9)" /><field27 name="Enter Input Load (default=1.0e-12)" /></u16><u17 name="type">d_inverter<field28 name="Enter Rise Delay (default=1.0e-9)" /><field29 name="Enter Fall Delay (default=1.0e-9)" /><field30 name="Enter Input Load (default=1.0e-12)" /></u17><u2 name="type">d_inverter<field31 name="Enter Rise Delay (default=1.0e-9)" /><field32 name="Enter Fall Delay (default=1.0e-9)" /><field33 name="Enter Input Load (default=1.0e-12)" /></u2><u6 name="type">d_inverter<field34 name="Enter Rise Delay (default=1.0e-9)" /><field35 name="Enter Fall Delay (default=1.0e-9)" /><field36 name="Enter Input Load (default=1.0e-12)" /></u6><u3 name="type">d_inverter<field37 name="Enter Rise Delay (default=1.0e-9)" /><field38 name="Enter Fall Delay (default=1.0e-9)" /><field39 name="Enter Input Load (default=1.0e-12)" /></u3><u7 name="type">d_inverter<field40 name="Enter Rise Delay (default=1.0e-9)" /><field41 name="Enter Fall Delay (default=1.0e-9)" /><field42 name="Enter Input Load (default=1.0e-12)" /></u7><u4 name="type">d_inverter<field43 name="Enter Rise Delay (default=1.0e-9)" /><field44 name="Enter Fall Delay (default=1.0e-9)" /><field45 name="Enter Input Load (default=1.0e-12)" /></u4><u8 name="type">d_inverter<field46 name="Enter Rise Delay (default=1.0e-9)" /><field47 name="Enter Fall Delay (default=1.0e-9)" /><field48 name="Enter Input Load (default=1.0e-12)" /></u8></model><devicemodel /><subcircuit><x1><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x1><x2><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x2><x3><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x3><x4><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x4><x5><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x5><x6><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x6><x7><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x7><x8><field>C:\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x8></subcircuit><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74LS151/analysis b/library/SubcircuitLibrary/SN74LS151/analysis new file mode 100644 index 00000000..5c9b0b46 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS151/analysis @@ -0,0 +1 @@ +.tran 10e-03 20e-00 0e-03
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74LS42/7442-cache.lib b/library/SubcircuitLibrary/SN74LS42/7442-cache.lib new file mode 100644 index 00000000..96dd6bbc --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS42/7442-cache.lib @@ -0,0 +1,42 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# 4_and +# +DEF 4_and X 0 40 Y Y 1 F N +F0 "X" 50 -50 60 H V C CNN +F1 "4_and" 100 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 100 0 206 760 -760 0 1 0 N 150 200 150 -200 +P 2 0 1 0 -200 200 150 200 N +P 4 0 1 0 -200 200 -200 -200 50 -200 150 -200 N +X in1 1 -400 150 200 R 50 50 1 1 I +X in2 2 -400 50 200 R 50 50 1 1 I +X in3 3 -400 -50 200 R 50 50 1 1 I +X in4 4 -400 -150 200 R 50 50 1 1 I +X out 5 500 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_nor +# +DEF d_nor U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_nor" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50 +A -25 -124 325 574 323 0 1 0 N 150 150 250 50 +A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50 +P 2 0 1 0 -250 -50 150 -50 N +P 2 0 1 0 -250 150 150 150 N +X IN1 1 -450 100 215 R 50 50 1 1 I +X IN2 2 -450 0 215 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/SN74LS42/7442.cir b/library/SubcircuitLibrary/SN74LS42/7442.cir new file mode 100644 index 00000000..f3018de9 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS42/7442.cir @@ -0,0 +1,38 @@ +* C:\Users\pt710\eSim-Workspace\7442\7442.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 03/24/25 00:31:00 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +X1 Net-_U1-Pad3_ Net-_U2-Pad3_ Net-_U3-Pad3_ Net-_U4-Pad3_ Net-_U11-Pad1_ 4_and +X2 Net-_U6-Pad3_ Net-_U2-Pad3_ Net-_U3-Pad3_ Net-_U4-Pad3_ Net-_U12-Pad1_ 4_and +X3 Net-_U1-Pad3_ Net-_U5-Pad3_ Net-_U3-Pad3_ Net-_U4-Pad3_ Net-_U13-Pad1_ 4_and +X4 Net-_U6-Pad3_ Net-_U5-Pad3_ Net-_U3-Pad3_ Net-_U4-Pad3_ Net-_U14-Pad1_ 4_and +X5 Net-_U1-Pad3_ Net-_U2-Pad3_ Net-_U7-Pad3_ Net-_U4-Pad3_ Net-_U15-Pad1_ 4_and +X6 Net-_U6-Pad3_ Net-_U2-Pad3_ Net-_U7-Pad3_ Net-_U4-Pad3_ Net-_U9-Pad1_ 4_and +X7 Net-_U1-Pad3_ Net-_U5-Pad3_ Net-_U7-Pad3_ Net-_U4-Pad3_ Net-_U10-Pad1_ 4_and +X8 Net-_U6-Pad3_ Net-_U5-Pad3_ Net-_U7-Pad3_ Net-_U4-Pad3_ Net-_U16-Pad1_ 4_and +X9 Net-_U1-Pad3_ Net-_U2-Pad3_ Net-_U3-Pad3_ Net-_U8-Pad3_ Net-_U17-Pad1_ 4_and +X10 Net-_U6-Pad3_ Net-_U2-Pad3_ Net-_U3-Pad3_ Net-_U8-Pad3_ Net-_U18-Pad1_ 4_and +U1 Net-_U1-Pad1_ Net-_U1-Pad1_ Net-_U1-Pad3_ d_nor +U6 Net-_U1-Pad3_ Net-_U1-Pad3_ Net-_U6-Pad3_ d_nor +U2 Net-_U2-Pad1_ Net-_U2-Pad1_ Net-_U2-Pad3_ d_nor +U5 Net-_U2-Pad3_ Net-_U2-Pad3_ Net-_U5-Pad3_ d_nor +U3 Net-_U3-Pad1_ Net-_U3-Pad1_ Net-_U3-Pad3_ d_nor +U7 Net-_U3-Pad3_ Net-_U3-Pad3_ Net-_U7-Pad3_ d_nor +U4 Net-_U4-Pad1_ Net-_U4-Pad1_ Net-_U4-Pad3_ d_nor +U8 Net-_U4-Pad3_ Net-_U4-Pad3_ Net-_U8-Pad3_ d_nor +U11 Net-_U11-Pad1_ Net-_U11-Pad1_ ? d_nor +U12 Net-_U12-Pad1_ Net-_U12-Pad1_ ? d_nor +U13 Net-_U13-Pad1_ Net-_U13-Pad1_ ? d_nor +U14 Net-_U14-Pad1_ Net-_U14-Pad1_ ? d_nor +U15 Net-_U15-Pad1_ Net-_U15-Pad1_ ? d_nor +U9 Net-_U9-Pad1_ Net-_U9-Pad1_ ? d_nor +U10 Net-_U10-Pad1_ Net-_U10-Pad1_ ? d_nor +U16 Net-_U16-Pad1_ Net-_U16-Pad1_ ? d_nor +U17 Net-_U17-Pad1_ Net-_U17-Pad1_ ? d_nor +U18 Net-_U18-Pad1_ Net-_U18-Pad1_ ? d_nor + +.end diff --git a/library/SubcircuitLibrary/SN74LS42/7442.cir.out b/library/SubcircuitLibrary/SN74LS42/7442.cir.out new file mode 100644 index 00000000..c533de51 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS42/7442.cir.out @@ -0,0 +1,35 @@ +* c:\users\pt710\esim-workspace\lm318\lm318.cir + +.include NPN.lib +.include PNP.lib +.include D.lib +q1 net-_q1-pad1_ net-_q1-pad2_ net-_q1-pad3_ Q2N2222 +q5 net-_c1-pad2_ net-_q5-pad2_ net-_q1-pad3_ Q2N2222 +r1 +15v net-_q1-pad1_ 10k +r2 +15v net-_c1-pad2_ 10k +q8 net-_q1-pad3_ net-_q8-pad2_ +15v Q2N2907A +r7 +15v net-_q8-pad2_ 1k +q2 gnd net-_q2-pad2_ net-_q2-pad3_ Q2N2222 +q4 net-_c1-pad2_ net-_q2-pad2_ net-_q2-pad3_ Q2N2222 +r3 net-_q2-pad3_ gnd 1k +q7 net-_c1-pad1_ net-_c1-pad2_ net-_q7-pad3_ Q2N2222 +r6 net-_q7-pad3_ gnd 1k +q3 +15v net-_c1-pad1_ net-_q3-pad3_ Q2N2222 +q6 out net-_q3-pad3_ +15v Q2N2907A +r4 out gnd 10k +d1 net-_c1-pad1_ out 1N4148 +d2 ? gnd 1N4148 +r5 net-_c1-pad1_ +15v 10k +* u2 out plot_v1 +c1 net-_c1-pad1_ net-_c1-pad2_ 50p +v1 net-_q5-pad2_ net-_q1-pad2_ sine(0 1 0 0 0) +.tran 10e-06 10e-03 1e-06 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +plot v(out) +.endc +.end diff --git a/library/SubcircuitLibrary/SN74LS42/7442.pro b/library/SubcircuitLibrary/SN74LS42/7442.pro new file mode 100644 index 00000000..e27a398b --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS42/7442.pro @@ -0,0 +1,73 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts diff --git a/library/SubcircuitLibrary/SN74LS42/7442.proj b/library/SubcircuitLibrary/SN74LS42/7442.proj new file mode 100644 index 00000000..773ca67d --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS42/7442.proj @@ -0,0 +1 @@ +schematicFile LM348.sch diff --git a/library/SubcircuitLibrary/SN74LS42/7442.sch b/library/SubcircuitLibrary/SN74LS42/7442.sch new file mode 100644 index 00000000..376df495 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS42/7442.sch @@ -0,0 +1,697 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:7442-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L 4_and X1 +U 1 1 67E04AC9 +P 5250 950 +F 0 "X1" H 5300 900 60 0000 C CNN +F 1 "4_and" H 5350 1050 60 0000 C CNN +F 2 "" H 5250 950 60 0000 C CNN +F 3 "" H 5250 950 60 0000 C CNN + 1 5250 950 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X2 +U 1 1 67E04B24 +P 5250 1500 +F 0 "X2" H 5300 1450 60 0000 C CNN +F 1 "4_and" H 5350 1600 60 0000 C CNN +F 2 "" H 5250 1500 60 0000 C CNN +F 3 "" H 5250 1500 60 0000 C CNN + 1 5250 1500 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X3 +U 1 1 67E04B55 +P 5250 2000 +F 0 "X3" H 5300 1950 60 0000 C CNN +F 1 "4_and" H 5350 2100 60 0000 C CNN +F 2 "" H 5250 2000 60 0000 C CNN +F 3 "" H 5250 2000 60 0000 C CNN + 1 5250 2000 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X4 +U 1 1 67E04B78 +P 5250 2500 +F 0 "X4" H 5300 2450 60 0000 C CNN +F 1 "4_and" H 5350 2600 60 0000 C CNN +F 2 "" H 5250 2500 60 0000 C CNN +F 3 "" H 5250 2500 60 0000 C CNN + 1 5250 2500 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X5 +U 1 1 67E04BF5 +P 5250 3000 +F 0 "X5" H 5300 2950 60 0000 C CNN +F 1 "4_and" H 5350 3100 60 0000 C CNN +F 2 "" H 5250 3000 60 0000 C CNN +F 3 "" H 5250 3000 60 0000 C CNN + 1 5250 3000 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X6 +U 1 1 67E04C1C +P 5250 3550 +F 0 "X6" H 5300 3500 60 0000 C CNN +F 1 "4_and" H 5350 3650 60 0000 C CNN +F 2 "" H 5250 3550 60 0000 C CNN +F 3 "" H 5250 3550 60 0000 C CNN + 1 5250 3550 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X7 +U 1 1 67E04C53 +P 5250 4100 +F 0 "X7" H 5300 4050 60 0000 C CNN +F 1 "4_and" H 5350 4200 60 0000 C CNN +F 2 "" H 5250 4100 60 0000 C CNN +F 3 "" H 5250 4100 60 0000 C CNN + 1 5250 4100 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X8 +U 1 1 67E04CB4 +P 5250 4650 +F 0 "X8" H 5300 4600 60 0000 C CNN +F 1 "4_and" H 5350 4750 60 0000 C CNN +F 2 "" H 5250 4650 60 0000 C CNN +F 3 "" H 5250 4650 60 0000 C CNN + 1 5250 4650 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X9 +U 1 1 67E04CFB +P 5250 5200 +F 0 "X9" H 5300 5150 60 0000 C CNN +F 1 "4_and" H 5350 5300 60 0000 C CNN +F 2 "" H 5250 5200 60 0000 C CNN +F 3 "" H 5250 5200 60 0000 C CNN + 1 5250 5200 + 1 0 0 -1 +$EndComp +$Comp +L 4_and X10 +U 1 1 67E04D68 +P 5250 5700 +F 0 "X10" H 5300 5650 60 0000 C CNN +F 1 "4_and" H 5350 5800 60 0000 C CNN +F 2 "" H 5250 5700 60 0000 C CNN +F 3 "" H 5250 5700 60 0000 C CNN + 1 5250 5700 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U1 +U 1 1 67E04E09 +P 1600 1150 +F 0 "U1" H 1600 1150 60 0000 C CNN +F 1 "d_nor" H 1650 1250 60 0000 C CNN +F 2 "" H 1600 1150 60 0000 C CNN +F 3 "" H 1600 1150 60 0000 C CNN + 1 1600 1150 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U6 +U 1 1 67E04E3A +P 2950 1750 +F 0 "U6" H 2950 1750 60 0000 C CNN +F 1 "d_nor" H 3000 1850 60 0000 C CNN +F 2 "" H 2950 1750 60 0000 C CNN +F 3 "" H 2950 1750 60 0000 C CNN + 1 2950 1750 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U2 +U 1 1 67E04E6F +P 1600 2400 +F 0 "U2" H 1600 2400 60 0000 C CNN +F 1 "d_nor" H 1650 2500 60 0000 C CNN +F 2 "" H 1600 2400 60 0000 C CNN +F 3 "" H 1600 2400 60 0000 C CNN + 1 1600 2400 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U5 +U 1 1 67E04EA6 +P 2900 2950 +F 0 "U5" H 2900 2950 60 0000 C CNN +F 1 "d_nor" H 2950 3050 60 0000 C CNN +F 2 "" H 2900 2950 60 0000 C CNN +F 3 "" H 2900 2950 60 0000 C CNN + 1 2900 2950 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U3 +U 1 1 67E04EE3 +P 1650 3750 +F 0 "U3" H 1650 3750 60 0000 C CNN +F 1 "d_nor" H 1700 3850 60 0000 C CNN +F 2 "" H 1650 3750 60 0000 C CNN +F 3 "" H 1650 3750 60 0000 C CNN + 1 1650 3750 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U7 +U 1 1 67E04F16 +P 3000 4300 +F 0 "U7" H 3000 4300 60 0000 C CNN +F 1 "d_nor" H 3050 4400 60 0000 C CNN +F 2 "" H 3000 4300 60 0000 C CNN +F 3 "" H 3000 4300 60 0000 C CNN + 1 3000 4300 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U4 +U 1 1 67E04F5B +P 1650 5050 +F 0 "U4" H 1650 5050 60 0000 C CNN +F 1 "d_nor" H 1700 5150 60 0000 C CNN +F 2 "" H 1650 5050 60 0000 C CNN +F 3 "" H 1650 5050 60 0000 C CNN + 1 1650 5050 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U8 +U 1 1 67E04F9A +P 3050 5550 +F 0 "U8" H 3050 5550 60 0000 C CNN +F 1 "d_nor" H 3100 5650 60 0000 C CNN +F 2 "" H 3050 5550 60 0000 C CNN +F 3 "" H 3050 5550 60 0000 C CNN + 1 3050 5550 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U11 +U 1 1 67E04FDD +P 6900 950 +F 0 "U11" H 6900 950 60 0000 C CNN +F 1 "d_nor" H 6950 1050 60 0000 C CNN +F 2 "" H 6900 950 60 0000 C CNN +F 3 "" H 6900 950 60 0000 C CNN + 1 6900 950 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U12 +U 1 1 67E05032 +P 6900 1550 +F 0 "U12" H 6900 1550 60 0000 C CNN +F 1 "d_nor" H 6950 1650 60 0000 C CNN +F 2 "" H 6900 1550 60 0000 C CNN +F 3 "" H 6900 1550 60 0000 C CNN + 1 6900 1550 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U13 +U 1 1 67E05083 +P 6900 2100 +F 0 "U13" H 6900 2100 60 0000 C CNN +F 1 "d_nor" H 6950 2200 60 0000 C CNN +F 2 "" H 6900 2100 60 0000 C CNN +F 3 "" H 6900 2100 60 0000 C CNN + 1 6900 2100 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U14 +U 1 1 67E050D4 +P 6900 2550 +F 0 "U14" H 6900 2550 60 0000 C CNN +F 1 "d_nor" H 6950 2650 60 0000 C CNN +F 2 "" H 6900 2550 60 0000 C CNN +F 3 "" H 6900 2550 60 0000 C CNN + 1 6900 2550 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U15 +U 1 1 67E05121 +P 6900 3000 +F 0 "U15" H 6900 3000 60 0000 C CNN +F 1 "d_nor" H 6950 3100 60 0000 C CNN +F 2 "" H 6900 3000 60 0000 C CNN +F 3 "" H 6900 3000 60 0000 C CNN + 1 6900 3000 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U9 +U 1 1 67E0516A +P 6850 3500 +F 0 "U9" H 6850 3500 60 0000 C CNN +F 1 "d_nor" H 6900 3600 60 0000 C CNN +F 2 "" H 6850 3500 60 0000 C CNN +F 3 "" H 6850 3500 60 0000 C CNN + 1 6850 3500 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U10 +U 1 1 67E051C3 +P 6850 4100 +F 0 "U10" H 6850 4100 60 0000 C CNN +F 1 "d_nor" H 6900 4200 60 0000 C CNN +F 2 "" H 6850 4100 60 0000 C CNN +F 3 "" H 6850 4100 60 0000 C CNN + 1 6850 4100 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U16 +U 1 1 67E05216 +P 6900 4700 +F 0 "U16" H 6900 4700 60 0000 C CNN +F 1 "d_nor" H 6950 4800 60 0000 C CNN +F 2 "" H 6900 4700 60 0000 C CNN +F 3 "" H 6900 4700 60 0000 C CNN + 1 6900 4700 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U17 +U 1 1 67E05267 +P 6900 5200 +F 0 "U17" H 6900 5200 60 0000 C CNN +F 1 "d_nor" H 6950 5300 60 0000 C CNN +F 2 "" H 6900 5200 60 0000 C CNN +F 3 "" H 6900 5200 60 0000 C CNN + 1 6900 5200 + 1 0 0 -1 +$EndComp +$Comp +L d_nor U18 +U 1 1 67E052BA +P 6900 5750 +F 0 "U18" H 6900 5750 60 0000 C CNN +F 1 "d_nor" H 6950 5850 60 0000 C CNN +F 2 "" H 6900 5750 60 0000 C CNN +F 3 "" H 6900 5750 60 0000 C CNN + 1 6900 5750 + 1 0 0 -1 +$EndComp +Wire Wire Line + 1150 1050 1050 1050 +Wire Wire Line + 1050 1050 1050 1150 +Wire Wire Line + 1050 1150 1150 1150 +Wire Wire Line + 2500 1650 2400 1650 +Wire Wire Line + 2400 1650 2400 1750 +Wire Wire Line + 2400 1750 2500 1750 +Wire Wire Line + 2050 1100 3500 1100 +Wire Wire Line + 2250 1100 2250 1700 +Wire Wire Line + 2250 1700 2400 1700 +Connection ~ 2400 1700 +Wire Wire Line + 1150 2300 1000 2300 +Wire Wire Line + 1000 2300 1000 2400 +Wire Wire Line + 1000 2400 1150 2400 +Wire Wire Line + 2450 2850 2300 2850 +Wire Wire Line + 2300 2850 2300 2950 +Wire Wire Line + 2300 2950 2450 2950 +Wire Wire Line + 2050 2350 3700 2350 +Wire Wire Line + 2250 2350 2250 2900 +Wire Wire Line + 2250 2900 2300 2900 +Connection ~ 2300 2900 +Wire Wire Line + 1200 3650 1050 3650 +Wire Wire Line + 1050 3650 1050 3750 +Wire Wire Line + 1050 3750 1200 3750 +Wire Wire Line + 2550 4200 2450 4200 +Wire Wire Line + 2450 4200 2450 4300 +Wire Wire Line + 2450 4300 2550 4300 +Wire Wire Line + 2300 3700 2300 4250 +Wire Wire Line + 2300 4250 2450 4250 +Connection ~ 2450 4250 +Wire Wire Line + 1200 4950 1050 4950 +Wire Wire Line + 1050 4950 1050 5050 +Wire Wire Line + 1050 5050 1200 5050 +Wire Wire Line + 2600 5450 2500 5450 +Wire Wire Line + 2500 5450 2500 5550 +Wire Wire Line + 2500 5550 2600 5550 +Wire Wire Line + 2350 5000 2350 5500 +Wire Wire Line + 2350 5500 2500 5500 +Connection ~ 2500 5500 +Wire Wire Line + 6450 850 6300 850 +Wire Wire Line + 6300 850 6300 950 +Wire Wire Line + 5750 950 6450 950 +Connection ~ 6300 950 +Wire Wire Line + 6450 1450 6300 1450 +Wire Wire Line + 6300 1450 6300 1550 +Wire Wire Line + 6300 1550 6450 1550 +Wire Wire Line + 5750 1500 6300 1500 +Connection ~ 6300 1500 +Wire Wire Line + 5750 2000 6450 2000 +Wire Wire Line + 6300 2000 6300 2100 +Wire Wire Line + 6300 2100 6450 2100 +Connection ~ 6300 2000 +Wire Wire Line + 6450 2450 6300 2450 +Wire Wire Line + 6300 2450 6300 2550 +Wire Wire Line + 6300 2550 6450 2550 +Wire Wire Line + 5750 2500 6300 2500 +Connection ~ 6300 2500 +Wire Wire Line + 6450 2900 6300 2900 +Wire Wire Line + 6300 2900 6300 3000 +Wire Wire Line + 5750 3000 6450 3000 +Wire Wire Line + 6400 3400 6300 3400 +Wire Wire Line + 6300 3400 6300 3550 +Wire Wire Line + 6300 3500 6400 3500 +Connection ~ 6300 3000 +Wire Wire Line + 6300 3550 5750 3550 +Connection ~ 6300 3500 +Wire Wire Line + 5750 4100 6400 4100 +Wire Wire Line + 6400 4000 6250 4000 +Wire Wire Line + 6250 4000 6250 4100 +Connection ~ 6250 4100 +Wire Wire Line + 6450 4600 6350 4600 +Wire Wire Line + 6350 4600 6350 4700 +Wire Wire Line + 6350 4700 6450 4700 +Wire Wire Line + 5750 4650 6350 4650 +Connection ~ 6350 4650 +Wire Wire Line + 6300 5100 6450 5100 +Wire Wire Line + 6300 5100 6300 5200 +Wire Wire Line + 5750 5200 6450 5200 +Connection ~ 6300 5200 +Wire Wire Line + 6450 5650 6350 5650 +Wire Wire Line + 6350 5650 6350 5750 +Wire Wire Line + 6350 5750 6450 5750 +Wire Wire Line + 5750 5700 6350 5700 +Connection ~ 6350 5700 +Wire Wire Line + 3400 1100 3400 800 +Wire Wire Line + 3400 800 4850 800 +Connection ~ 2250 1100 +Wire Wire Line + 3400 1350 3400 5550 +Wire Wire Line + 3400 1350 4850 1350 +Connection ~ 2250 2350 +Connection ~ 2300 3700 +Wire Wire Line + 3450 4250 3850 4250 +Connection ~ 2350 5000 +Wire Wire Line + 3400 4500 4850 4500 +Wire Wire Line + 3400 5550 4850 5550 +Wire Wire Line + 3500 5050 4850 5050 +Wire Wire Line + 3500 3950 4850 3950 +Wire Wire Line + 3400 2250 4850 2250 +Wire Wire Line + 4850 2250 4850 2350 +Connection ~ 3400 1700 +Wire Wire Line + 3400 3400 4850 3400 +Connection ~ 3400 2250 +Connection ~ 3400 3400 +Connection ~ 3400 4500 +Wire Wire Line + 3500 1100 3500 5050 +Wire Wire Line + 3500 1850 4850 1850 +Connection ~ 3400 1100 +Wire Wire Line + 3500 2850 4850 2850 +Connection ~ 3500 1850 +Connection ~ 3500 2850 +Connection ~ 3500 3950 +Wire Wire Line + 3700 900 3700 5650 +Wire Wire Line + 3700 900 4850 900 +Wire Wire Line + 4850 1450 3700 1450 +Connection ~ 3700 1450 +Wire Wire Line + 3700 2950 4850 2950 +Connection ~ 3700 2350 +Wire Wire Line + 3700 3500 4850 3500 +Connection ~ 3700 2950 +Wire Wire Line + 3700 5150 4850 5150 +Connection ~ 3700 3500 +Wire Wire Line + 3700 5650 4850 5650 +Connection ~ 3700 5150 +Wire Wire Line + 3350 2900 3600 2900 +Wire Wire Line + 3600 1950 3600 4600 +Wire Wire Line + 3600 1950 4850 1950 +Wire Wire Line + 3600 2450 4850 2450 +Connection ~ 3600 2450 +Wire Wire Line + 3600 4050 4850 4050 +Connection ~ 3600 2900 +Wire Wire Line + 3600 4600 4850 4600 +Connection ~ 3600 4050 +Wire Wire Line + 4250 2050 4850 2050 +Connection ~ 4250 2050 +Wire Wire Line + 2100 3700 4250 3700 +Wire Wire Line + 4250 1000 4250 5750 +Wire Wire Line + 4250 1000 4850 1000 +Wire Wire Line + 4250 1550 4850 1550 +Connection ~ 4250 1550 +Wire Wire Line + 4250 2550 4850 2550 +Connection ~ 4250 2550 +Wire Wire Line + 4250 5250 4850 5250 +Connection ~ 4250 3700 +Wire Wire Line + 4250 5750 4850 5750 +Connection ~ 4250 5250 +Wire Wire Line + 3850 3050 3850 4700 +Wire Wire Line + 3850 3050 4850 3050 +Wire Wire Line + 3850 4700 4850 4700 +Connection ~ 3850 4250 +Wire Wire Line + 4850 4150 3850 4150 +Wire Wire Line + 3850 4150 3850 4100 +Connection ~ 3850 4100 +Wire Wire Line + 4850 3600 3850 3600 +Connection ~ 3850 3600 +Wire Wire Line + 4850 5350 3500 5350 +Wire Wire Line + 3500 5350 3500 5850 +Wire Wire Line + 3500 5850 4850 5850 +Connection ~ 3500 5500 +Wire Wire Line + 2100 5000 4600 5000 +Wire Wire Line + 4600 5000 4600 1100 +Wire Wire Line + 4600 1100 4850 1100 +Wire Wire Line + 4600 1650 4850 1650 +Connection ~ 4600 1650 +Wire Wire Line + 4850 2150 4600 2150 +Connection ~ 4600 2150 +Wire Wire Line + 4850 2650 4600 2650 +Wire Wire Line + 4600 2650 4600 2700 +Connection ~ 4600 2700 +Wire Wire Line + 4850 3150 4600 3150 +Connection ~ 4600 3150 +Wire Wire Line + 4850 3700 4600 3700 +Connection ~ 4600 3700 +Wire Wire Line + 4850 4250 4600 4250 +Connection ~ 4600 4250 +Wire Wire Line + 4850 4800 4600 4800 +Connection ~ 4600 4800 +Wire Wire Line + 800 1100 1050 1100 +Connection ~ 1050 1100 +Wire Wire Line + 850 2350 1000 2350 +Connection ~ 1000 2350 +Wire Wire Line + 900 3700 1050 3700 +Connection ~ 1050 3700 +Wire Wire Line + 900 5000 1050 5000 +Connection ~ 1050 5000 +Wire Wire Line + 7300 4050 7800 4050 +Wire Wire Line + 7300 3450 7800 3450 +Wire Wire Line + 7350 2950 7800 2950 +Wire Wire Line + 7350 2500 7800 2500 +Wire Wire Line + 7350 2050 7800 2050 +Wire Wire Line + 7350 1500 7800 1500 +Wire Wire Line + 7350 900 7800 900 +Wire Wire Line + 7800 5700 7350 5700 +Wire Wire Line + 7800 5150 7350 5150 +Wire Wire Line + 7800 4650 7350 4650 +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/SN74LS42/7442_Previous_Values.xml b/library/SubcircuitLibrary/SN74LS42/7442_Previous_Values.xml new file mode 100644 index 00000000..b601edcc --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS42/7442_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source><v1 name="Source type">1mv</v1><v1 name="Source type">1</v1><v1 name="Source type">sine<field1 name="Offset Value" /><field2 name="Amplitude">1</field2><field3 name="Frequency" /><field4 name="Delay Time" /><field5 name="Damping Factor" /></v1></source><model /><devicemodel><q1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q1><q5><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q5><q8><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q8><q2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q2><q4><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q4><q7><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q7><q3><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q3><q6><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q6><d1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d1><d2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d2></devicemodel><subcircuit /><analysis><ac><field1 name="Lin">false</field1><field2 name="Dec">true</field2><field3 name="Oct">false</field3><field4 name="Start Frequency">10</field4><field5 name="Stop Frequency">1</field5><field6 name="No. of points">10</field6><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Meg</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time">1</field1><field2 name="Step Time">10</field2><field3 name="Stop Time">10</field3><field4 name="Start Combo">us</field4><field5 name="Step Combo">us</field5><field6 name="Stop Combo">ms</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74LS42/analysis b/library/SubcircuitLibrary/SN74LS42/analysis new file mode 100644 index 00000000..dd369dec --- /dev/null +++ b/library/SubcircuitLibrary/SN74LS42/analysis @@ -0,0 +1 @@ +.tran 10e-06 10e-03 1e-06
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74LVC1G29/7429-cache.lib b/library/SubcircuitLibrary/SN74LVC1G29/7429-cache.lib new file mode 100644 index 00000000..44055200 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC1G29/7429-cache.lib @@ -0,0 +1,92 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 B +X ~ 2 250 0 100 L 30 30 2 1 B +X ~ 3 250 0 100 L 30 30 3 1 B +X ~ 4 250 0 100 L 30 30 4 1 B +X ~ 5 250 0 100 L 30 30 5 1 B +X ~ 6 250 0 100 L 30 30 6 1 B +X ~ 7 250 0 100 L 30 30 7 1 B +X ~ 8 250 0 100 L 30 30 8 1 B +X ~ 9 250 0 100 L 30 30 9 1 B +X ~ 10 250 0 100 L 30 30 10 1 B +X ~ 11 250 0 100 L 30 30 11 1 B +X ~ 12 250 0 100 L 30 30 12 1 B +X ~ 13 250 0 100 L 30 30 13 1 B +X ~ 14 250 0 100 L 30 30 14 1 B +X ~ 15 250 0 100 L 30 30 15 1 B +X ~ 16 250 0 100 L 30 30 16 1 B +X ~ 17 250 0 100 L 30 30 17 1 B +X ~ 18 250 0 100 L 30 30 18 1 B +X ~ 19 250 0 100 L 30 30 19 1 B +X ~ 20 250 0 100 L 30 30 20 1 B +X ~ 21 250 0 100 L 30 30 21 1 B +X ~ 22 250 0 100 L 30 30 22 1 B +X ~ 23 250 0 100 L 30 30 23 1 B +X ~ 24 250 0 100 L 30 30 24 1 B +X ~ 25 250 0 100 L 30 30 25 1 B +X ~ 26 250 0 100 L 30 30 26 1 B +ENDDRAW +ENDDEF +# +# d_and +# +DEF d_and U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_and" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_inverter +# +DEF d_inverter U 0 40 Y Y 1 F N +F0 "U" 0 -100 60 H V C CNN +F1 "d_inverter" 0 150 60 H V C CNN +F2 "" 50 -50 60 H V C CNN +F3 "" 50 -50 60 H V C CNN +DRAW +P 4 0 1 0 -100 50 -100 -50 100 0 -100 50 N +X ~ 1 -300 0 200 R 50 50 1 1 I +X ~ 2 300 0 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_nand +# +DEF d_nand U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_nand" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/SN74LVC1G29/7429.cir b/library/SubcircuitLibrary/SN74LVC1G29/7429.cir new file mode 100644 index 00000000..454fdb10 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC1G29/7429.cir @@ -0,0 +1,19 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\7429\7429.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 05/12/25 14:38:38 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U2 Net-_U1-Pad1_ Net-_U2-Pad2_ d_inverter +U3 Net-_U1-Pad2_ Net-_U3-Pad2_ d_inverter +U6 Net-_U1-Pad2_ Net-_U4-Pad2_ Net-_U6-Pad3_ d_and +U4 Net-_U1-Pad3_ Net-_U4-Pad2_ d_inverter +U5 Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U5-Pad3_ d_and +U9 Net-_U2-Pad2_ Net-_U3-Pad2_ Net-_U1-Pad4_ d_nand +U7 Net-_U2-Pad2_ Net-_U6-Pad3_ Net-_U1-Pad5_ d_nand +U8 Net-_U2-Pad2_ Net-_U5-Pad3_ Net-_U1-Pad6_ d_nand +U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ PORT + +.end diff --git a/library/SubcircuitLibrary/SN74LVC1G29/7429.cir.out b/library/SubcircuitLibrary/SN74LVC1G29/7429.cir.out new file mode 100644 index 00000000..182d14b6 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC1G29/7429.cir.out @@ -0,0 +1,44 @@ +* c:\fossee\esim\library\subcircuitlibrary\7429\7429.cir + +* u2 net-_u1-pad1_ net-_u2-pad2_ d_inverter +* u3 net-_u1-pad2_ net-_u3-pad2_ d_inverter +* u6 net-_u1-pad2_ net-_u4-pad2_ net-_u6-pad3_ d_and +* u4 net-_u1-pad3_ net-_u4-pad2_ d_inverter +* u5 net-_u1-pad2_ net-_u1-pad3_ net-_u5-pad3_ d_and +* u9 net-_u2-pad2_ net-_u3-pad2_ net-_u1-pad4_ d_nand +* u7 net-_u2-pad2_ net-_u6-pad3_ net-_u1-pad5_ d_nand +* u8 net-_u2-pad2_ net-_u5-pad3_ net-_u1-pad6_ d_nand +* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ port +a1 net-_u1-pad1_ net-_u2-pad2_ u2 +a2 net-_u1-pad2_ net-_u3-pad2_ u3 +a3 [net-_u1-pad2_ net-_u4-pad2_ ] net-_u6-pad3_ u6 +a4 net-_u1-pad3_ net-_u4-pad2_ u4 +a5 [net-_u1-pad2_ net-_u1-pad3_ ] net-_u5-pad3_ u5 +a6 [net-_u2-pad2_ net-_u3-pad2_ ] net-_u1-pad4_ u9 +a7 [net-_u2-pad2_ net-_u6-pad3_ ] net-_u1-pad5_ u7 +a8 [net-_u2-pad2_ net-_u5-pad3_ ] net-_u1-pad6_ u8 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u6 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u5 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u9 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u7 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u8 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/SN74LVC1G29/7429.pro b/library/SubcircuitLibrary/SN74LVC1G29/7429.pro new file mode 100644 index 00000000..3d81b09e --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC1G29/7429.pro @@ -0,0 +1,83 @@ +update=05/12/25 17:58:53 +version=1 +last_client=eeschema +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts +[schematic_editor] +version=1 +PageLayoutDescrFile= +PlotDirectoryName= +SubpartIdSeparator=0 +SubpartFirstId=65 +NetFmtName= +SpiceForceRefPrefix=0 +SpiceUseNetNumbers=0 +LabSize=60 diff --git a/library/SubcircuitLibrary/SN74LVC1G29/7429.sch b/library/SubcircuitLibrary/SN74LVC1G29/7429.sch new file mode 100644 index 00000000..56a2da46 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC1G29/7429.sch @@ -0,0 +1,273 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L d_inverter U2 +U 1 1 6821B961 +P 2600 2100 +F 0 "U2" H 2600 2000 60 0000 C CNN +F 1 "d_inverter" H 2600 2250 60 0000 C CNN +F 2 "" H 2650 2050 60 0000 C CNN +F 3 "" H 2650 2050 60 0000 C CNN + 1 2600 2100 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U3 +U 1 1 6821B9A6 +P 3600 2600 +F 0 "U3" H 3600 2500 60 0000 C CNN +F 1 "d_inverter" H 3600 2750 60 0000 C CNN +F 2 "" H 3650 2550 60 0000 C CNN +F 3 "" H 3650 2550 60 0000 C CNN + 1 3600 2600 + 1 0 0 -1 +$EndComp +$Comp +L d_and U6 +U 1 1 6821B9C3 +P 5100 3050 +F 0 "U6" H 5100 3050 60 0000 C CNN +F 1 "d_and" H 5150 3150 60 0000 C CNN +F 2 "" H 5100 3050 60 0000 C CNN +F 3 "" H 5100 3050 60 0000 C CNN + 1 5100 3050 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U4 +U 1 1 6821B9DE +P 3600 3550 +F 0 "U4" H 3600 3450 60 0000 C CNN +F 1 "d_inverter" H 3600 3700 60 0000 C CNN +F 2 "" H 3650 3500 60 0000 C CNN +F 3 "" H 3650 3500 60 0000 C CNN + 1 3600 3550 + 1 0 0 -1 +$EndComp +$Comp +L d_and U5 +U 1 1 6821BA03 +P 5050 4100 +F 0 "U5" H 5050 4100 60 0000 C CNN +F 1 "d_and" H 5100 4200 60 0000 C CNN +F 2 "" H 5050 4100 60 0000 C CNN +F 3 "" H 5050 4100 60 0000 C CNN + 1 5050 4100 + 1 0 0 -1 +$EndComp +$Comp +L d_nand U9 +U 1 1 6821BA2A +P 7500 2100 +F 0 "U9" H 7500 2100 60 0000 C CNN +F 1 "d_nand" H 7550 2200 60 0000 C CNN +F 2 "" H 7500 2100 60 0000 C CNN +F 3 "" H 7500 2100 60 0000 C CNN + 1 7500 2100 + 1 0 0 -1 +$EndComp +$Comp +L d_nand U7 +U 1 1 6821BA51 +P 7450 3150 +F 0 "U7" H 7450 3150 60 0000 C CNN +F 1 "d_nand" H 7500 3250 60 0000 C CNN +F 2 "" H 7450 3150 60 0000 C CNN +F 3 "" H 7450 3150 60 0000 C CNN + 1 7450 3150 + 1 0 0 -1 +$EndComp +$Comp +L d_nand U8 +U 1 1 6821BA7A +P 7450 4150 +F 0 "U8" H 7450 4150 60 0000 C CNN +F 1 "d_nand" H 7500 4250 60 0000 C CNN +F 2 "" H 7450 4150 60 0000 C CNN +F 3 "" H 7450 4150 60 0000 C CNN + 1 7450 4150 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 1 1 6821BAA5 +P 1750 2100 +F 0 "U1" H 1800 2200 30 0000 C CNN +F 1 "PORT" H 1750 2100 30 0000 C CNN +F 2 "" H 1750 2100 60 0000 C CNN +F 3 "" H 1750 2100 60 0000 C CNN + 1 1750 2100 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 6821BB1D +P 1750 2550 +F 0 "U1" H 1800 2650 30 0000 C CNN +F 1 "PORT" H 1750 2550 30 0000 C CNN +F 2 "" H 1750 2550 60 0000 C CNN +F 3 "" H 1750 2550 60 0000 C CNN + 2 1750 2550 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 6821BB4A +P 1750 3550 +F 0 "U1" H 1800 3650 30 0000 C CNN +F 1 "PORT" H 1750 3550 30 0000 C CNN +F 2 "" H 1750 3550 60 0000 C CNN +F 3 "" H 1750 3550 60 0000 C CNN + 3 1750 3550 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 6821BBE9 +P 8500 2050 +F 0 "U1" H 8550 2150 30 0000 C CNN +F 1 "PORT" H 8500 2050 30 0000 C CNN +F 2 "" H 8500 2050 60 0000 C CNN +F 3 "" H 8500 2050 60 0000 C CNN + 4 8500 2050 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 5 1 6821BC47 +P 8500 3100 +F 0 "U1" H 8550 3200 30 0000 C CNN +F 1 "PORT" H 8500 3100 30 0000 C CNN +F 2 "" H 8500 3100 60 0000 C CNN +F 3 "" H 8500 3100 60 0000 C CNN + 5 8500 3100 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 6 1 6821BC84 +P 8500 4100 +F 0 "U1" H 8550 4200 30 0000 C CNN +F 1 "PORT" H 8500 4100 30 0000 C CNN +F 2 "" H 8500 4100 60 0000 C CNN +F 3 "" H 8500 4100 60 0000 C CNN + 6 8500 4100 + -1 0 0 1 +$EndComp +Wire Wire Line + 2000 2100 2300 2100 +Wire Wire Line + 2000 2550 3300 2550 +Wire Wire Line + 3300 2550 3300 2600 +Wire Wire Line + 2000 3550 3300 3550 +Wire Wire Line + 3000 2550 3000 4000 +Wire Wire Line + 3000 2950 4650 2950 +Connection ~ 3000 2550 +Wire Wire Line + 3900 3550 4650 3550 +Wire Wire Line + 4650 3550 4650 3050 +Wire Wire Line + 3000 4000 4600 4000 +Connection ~ 3000 2950 +Wire Wire Line + 2500 3550 2500 4100 +Wire Wire Line + 2500 4100 4600 4100 +Connection ~ 2500 3550 +Wire Wire Line + 2900 2100 6200 2100 +Wire Wire Line + 6200 2100 6200 2000 +Wire Wire Line + 6200 2000 7050 2000 +Wire Wire Line + 3900 2600 6300 2600 +Wire Wire Line + 6300 2600 6300 2100 +Wire Wire Line + 6300 2100 7050 2100 +Wire Wire Line + 5550 3000 6100 3000 +Wire Wire Line + 6100 3000 6100 3150 +Wire Wire Line + 6100 3150 7000 3150 +Wire Wire Line + 6750 2000 6750 4050 +Wire Wire Line + 6750 3050 7000 3050 +Connection ~ 6750 2000 +Wire Wire Line + 5500 4050 5900 4050 +Wire Wire Line + 5900 4050 5900 4150 +Wire Wire Line + 5900 4150 7000 4150 +Wire Wire Line + 6750 4050 7000 4050 +Connection ~ 6750 3050 +Wire Wire Line + 7950 2050 8250 2050 +Wire Wire Line + 7900 3100 8250 3100 +Wire Wire Line + 7900 4100 8250 4100 +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/SN74LVC1G29/7429.sub b/library/SubcircuitLibrary/SN74LVC1G29/7429.sub new file mode 100644 index 00000000..a3c8ad39 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC1G29/7429.sub @@ -0,0 +1,38 @@ +* Subcircuit 7429 +.subckt 7429 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ +* c:\fossee\esim\library\subcircuitlibrary\7429\7429.cir +* u2 net-_u1-pad1_ net-_u2-pad2_ d_inverter +* u3 net-_u1-pad2_ net-_u3-pad2_ d_inverter +* u6 net-_u1-pad2_ net-_u4-pad2_ net-_u6-pad3_ d_and +* u4 net-_u1-pad3_ net-_u4-pad2_ d_inverter +* u5 net-_u1-pad2_ net-_u1-pad3_ net-_u5-pad3_ d_and +* u9 net-_u2-pad2_ net-_u3-pad2_ net-_u1-pad4_ d_nand +* u7 net-_u2-pad2_ net-_u6-pad3_ net-_u1-pad5_ d_nand +* u8 net-_u2-pad2_ net-_u5-pad3_ net-_u1-pad6_ d_nand +a1 net-_u1-pad1_ net-_u2-pad2_ u2 +a2 net-_u1-pad2_ net-_u3-pad2_ u3 +a3 [net-_u1-pad2_ net-_u4-pad2_ ] net-_u6-pad3_ u6 +a4 net-_u1-pad3_ net-_u4-pad2_ u4 +a5 [net-_u1-pad2_ net-_u1-pad3_ ] net-_u5-pad3_ u5 +a6 [net-_u2-pad2_ net-_u3-pad2_ ] net-_u1-pad4_ u9 +a7 [net-_u2-pad2_ net-_u6-pad3_ ] net-_u1-pad5_ u7 +a8 [net-_u2-pad2_ net-_u5-pad3_ ] net-_u1-pad6_ u8 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u6 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u5 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u9 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u7 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_nand, NgSpice Name: d_nand +.model u8 d_nand(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Control Statements + +.ends 7429
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74LVC1G29/7429_Previous_Values.xml b/library/SubcircuitLibrary/SN74LVC1G29/7429_Previous_Values.xml new file mode 100644 index 00000000..1a454041 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC1G29/7429_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis><source /><model><u2 name="type">d_inverter<field1 name="Enter Rise Delay (default=1.0e-9)" /><field2 name="Enter Fall Delay (default=1.0e-9)" /><field3 name="Enter Input Load (default=1.0e-12)" /></u2><u3 name="type">d_inverter<field4 name="Enter Rise Delay (default=1.0e-9)" /><field5 name="Enter Fall Delay (default=1.0e-9)" /><field6 name="Enter Input Load (default=1.0e-12)" /></u3><u6 name="type">d_and<field7 name="Enter Rise Delay (default=1.0e-9)" /><field8 name="Enter Fall Delay (default=1.0e-9)" /><field9 name="Enter Input Load (default=1.0e-12)" /></u6><u4 name="type">d_inverter<field10 name="Enter Rise Delay (default=1.0e-9)" /><field11 name="Enter Fall Delay (default=1.0e-9)" /><field12 name="Enter Input Load (default=1.0e-12)" /></u4><u5 name="type">d_and<field13 name="Enter Rise Delay (default=1.0e-9)" /><field14 name="Enter Fall Delay (default=1.0e-9)" /><field15 name="Enter Input Load (default=1.0e-12)" /></u5><u9 name="type">d_nand<field16 name="Enter Rise Delay (default=1.0e-9)" /><field17 name="Enter Fall Delay (default=1.0e-9)" /><field18 name="Enter Input Load (default=1.0e-12)" /></u9><u7 name="type">d_nand<field19 name="Enter Rise Delay (default=1.0e-9)" /><field20 name="Enter Fall Delay (default=1.0e-9)" /><field21 name="Enter Input Load (default=1.0e-12)" /></u7><u8 name="type">d_nand<field22 name="Enter Rise Delay (default=1.0e-9)" /><field23 name="Enter Fall Delay (default=1.0e-9)" /><field24 name="Enter Input Load (default=1.0e-12)" /></u8></model><devicemodel /><subcircuit /></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74LVC1G29/analysis b/library/SubcircuitLibrary/SN74LVC1G29/analysis new file mode 100644 index 00000000..58ce5800 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC1G29/analysis @@ -0,0 +1 @@ +.tran 10e-03 10e-00 0e-03
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A-cache.lib b/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A-cache.lib new file mode 100644 index 00000000..136c4de9 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A-cache.lib @@ -0,0 +1,123 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 P +X ~ 2 250 0 100 L 30 30 2 1 P +X ~ 3 250 0 100 L 30 30 3 1 P +X ~ 4 250 0 100 L 30 30 4 1 P +X ~ 5 250 0 100 L 30 30 5 1 P +X ~ 6 250 0 100 L 30 30 6 1 P +X ~ 7 250 0 100 L 30 30 7 1 P +X ~ 8 250 0 100 L 30 30 8 1 P +X ~ 9 250 0 100 L 30 30 9 1 P +X ~ 10 250 0 100 L 30 30 10 1 P +X ~ 11 250 0 100 L 30 30 11 1 P +X ~ 12 250 0 100 L 30 30 12 1 P +X ~ 13 250 0 100 L 30 30 13 1 P +X ~ 14 250 0 100 L 30 30 14 1 P +X ~ 15 250 0 100 L 30 30 15 1 P +X ~ 16 250 0 100 L 30 30 16 1 P +X ~ 17 250 0 100 L 30 30 17 1 P +X ~ 18 250 0 100 L 30 30 18 1 P +X ~ 19 250 0 100 L 30 30 19 1 P +X ~ 20 250 0 100 L 30 30 20 1 P +X ~ 21 250 0 100 L 30 30 21 1 P +X ~ 22 250 0 100 L 30 30 22 1 P +X ~ 23 250 0 100 L 30 30 23 1 P +X ~ 24 250 0 100 L 30 30 24 1 P +X ~ 25 250 0 100 L 30 30 25 1 P +X ~ 26 250 0 100 L 30 30 26 1 P +ENDDRAW +ENDDEF +# +# d_and +# +DEF d_and U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_and" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_buffer +# +DEF d_buffer U 0 40 Y Y 1 F N +F0 "U" 0 -50 60 H V C CNN +F1 "d_buffer" 0 50 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +P 4 0 1 0 -300 200 -300 -200 450 0 -300 200 N +X IN 1 -500 0 200 R 50 50 1 1 I +X OUT 2 650 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_inverter +# +DEF d_inverter U 0 40 Y Y 1 F N +F0 "U" 0 -100 60 H V C CNN +F1 "d_inverter" 0 150 60 H V C CNN +F2 "" 50 -50 60 H V C CNN +F3 "" 50 -50 60 H V C CNN +DRAW +P 4 0 1 0 -100 50 -100 -50 100 0 -100 50 N +X ~ 1 -300 0 200 R 50 50 1 1 I +X ~ 2 300 0 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_or +# +DEF d_or U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_or" 0 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50 +A -25 -124 325 574 323 0 1 0 N 150 150 250 50 +A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50 +P 2 0 1 0 -250 -50 150 -50 N +P 2 0 1 0 -250 150 150 150 N +X IN1 1 -450 100 215 R 50 50 1 1 I +X IN2 2 -450 0 215 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_tristate +# +DEF d_tristate U 0 40 Y Y 1 F N +F0 "U" -250 250 60 H V C CNN +F1 "d_tristate" -200 450 60 H V C CNN +F2 "" -100 350 60 H V C CNN +F3 "" -100 350 60 H V C CNN +DRAW +P 4 0 1 0 -400 550 -400 150 350 350 -400 550 N +X IN 1 -600 350 200 R 50 50 1 1 I +X EN 2 -50 50 193 U 50 50 1 1 I +X OUT 3 550 350 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A.cir b/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A.cir new file mode 100644 index 00000000..3881f6bd --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A.cir @@ -0,0 +1,30 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\SN74LVC257A\SN74LVC257A.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 05/10/25 11:05:59 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U3 Net-_U1-Pad1_ Net-_U17-Pad2_ d_inverter +U4 Net-_U1-Pad2_ Net-_U11-Pad1_ d_inverter +U2 Net-_U1-Pad2_ Net-_U10-Pad1_ d_buffer +U5 Net-_U11-Pad1_ Net-_U1-Pad3_ Net-_U13-Pad1_ d_and +U6 Net-_U10-Pad1_ Net-_U1-Pad4_ Net-_U13-Pad2_ d_and +U7 Net-_U11-Pad1_ Net-_U1-Pad5_ Net-_U14-Pad1_ d_and +U8 Net-_U10-Pad1_ Net-_U1-Pad6_ Net-_U14-Pad2_ d_and +U9 Net-_U11-Pad1_ Net-_U1-Pad7_ Net-_U15-Pad1_ d_and +U10 Net-_U10-Pad1_ Net-_U1-Pad8_ Net-_U10-Pad3_ d_and +U11 Net-_U11-Pad1_ Net-_U1-Pad9_ Net-_U11-Pad3_ d_and +U12 Net-_U10-Pad1_ Net-_U1-Pad10_ Net-_U12-Pad3_ d_and +U13 Net-_U13-Pad1_ Net-_U13-Pad2_ Net-_U13-Pad3_ d_or +U14 Net-_U14-Pad1_ Net-_U14-Pad2_ Net-_U14-Pad3_ d_or +U15 Net-_U15-Pad1_ Net-_U10-Pad3_ Net-_U15-Pad3_ d_or +U16 Net-_U11-Pad3_ Net-_U12-Pad3_ Net-_U16-Pad3_ d_or +U17 Net-_U13-Pad3_ Net-_U17-Pad2_ Net-_U1-Pad11_ d_tristate +U18 Net-_U14-Pad3_ Net-_U17-Pad2_ Net-_U1-Pad12_ d_tristate +U19 Net-_U15-Pad3_ Net-_U17-Pad2_ Net-_U1-Pad13_ d_tristate +U20 Net-_U16-Pad3_ Net-_U17-Pad2_ Net-_U1-Pad14_ d_tristate +U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ PORT + +.end diff --git a/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A.cir.out b/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A.cir.out new file mode 100644 index 00000000..081abd5c --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A.cir.out @@ -0,0 +1,88 @@ +* c:\fossee\esim\library\subcircuitlibrary\sn74lvc257a\sn74lvc257a.cir + +* u3 net-_u1-pad1_ net-_u17-pad2_ d_inverter +* u4 net-_u1-pad2_ net-_u11-pad1_ d_inverter +* u2 net-_u1-pad2_ net-_u10-pad1_ d_buffer +* u5 net-_u11-pad1_ net-_u1-pad3_ net-_u13-pad1_ d_and +* u6 net-_u10-pad1_ net-_u1-pad4_ net-_u13-pad2_ d_and +* u7 net-_u11-pad1_ net-_u1-pad5_ net-_u14-pad1_ d_and +* u8 net-_u10-pad1_ net-_u1-pad6_ net-_u14-pad2_ d_and +* u9 net-_u11-pad1_ net-_u1-pad7_ net-_u15-pad1_ d_and +* u10 net-_u10-pad1_ net-_u1-pad8_ net-_u10-pad3_ d_and +* u11 net-_u11-pad1_ net-_u1-pad9_ net-_u11-pad3_ d_and +* u12 net-_u10-pad1_ net-_u1-pad10_ net-_u12-pad3_ d_and +* u13 net-_u13-pad1_ net-_u13-pad2_ net-_u13-pad3_ d_or +* u14 net-_u14-pad1_ net-_u14-pad2_ net-_u14-pad3_ d_or +* u15 net-_u15-pad1_ net-_u10-pad3_ net-_u15-pad3_ d_or +* u16 net-_u11-pad3_ net-_u12-pad3_ net-_u16-pad3_ d_or +* u17 net-_u13-pad3_ net-_u17-pad2_ net-_u1-pad11_ d_tristate +* u18 net-_u14-pad3_ net-_u17-pad2_ net-_u1-pad12_ d_tristate +* u19 net-_u15-pad3_ net-_u17-pad2_ net-_u1-pad13_ d_tristate +* u20 net-_u16-pad3_ net-_u17-pad2_ net-_u1-pad14_ d_tristate +* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ port +a1 net-_u1-pad1_ net-_u17-pad2_ u3 +a2 net-_u1-pad2_ net-_u11-pad1_ u4 +a3 net-_u1-pad2_ net-_u10-pad1_ u2 +a4 [net-_u11-pad1_ net-_u1-pad3_ ] net-_u13-pad1_ u5 +a5 [net-_u10-pad1_ net-_u1-pad4_ ] net-_u13-pad2_ u6 +a6 [net-_u11-pad1_ net-_u1-pad5_ ] net-_u14-pad1_ u7 +a7 [net-_u10-pad1_ net-_u1-pad6_ ] net-_u14-pad2_ u8 +a8 [net-_u11-pad1_ net-_u1-pad7_ ] net-_u15-pad1_ u9 +a9 [net-_u10-pad1_ net-_u1-pad8_ ] net-_u10-pad3_ u10 +a10 [net-_u11-pad1_ net-_u1-pad9_ ] net-_u11-pad3_ u11 +a11 [net-_u10-pad1_ net-_u1-pad10_ ] net-_u12-pad3_ u12 +a12 [net-_u13-pad1_ net-_u13-pad2_ ] net-_u13-pad3_ u13 +a13 [net-_u14-pad1_ net-_u14-pad2_ ] net-_u14-pad3_ u14 +a14 [net-_u15-pad1_ net-_u10-pad3_ ] net-_u15-pad3_ u15 +a15 [net-_u11-pad3_ net-_u12-pad3_ ] net-_u16-pad3_ u16 +a16 net-_u13-pad3_ net-_u17-pad2_ net-_u1-pad11_ u17 +a17 net-_u14-pad3_ net-_u17-pad2_ net-_u1-pad12_ u18 +a18 net-_u15-pad3_ net-_u17-pad2_ net-_u1-pad13_ u19 +a19 net-_u16-pad3_ net-_u17-pad2_ net-_u1-pad14_ u20 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_buffer, NgSpice Name: d_buffer +.model u2 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u5 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u6 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u7 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u8 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u9 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u10 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u11 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u12 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u13 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u14 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u15 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u16 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u17 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u18 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u19 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u20 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A.pro b/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A.pro new file mode 100644 index 00000000..e27a398b --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A.pro @@ -0,0 +1,73 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts diff --git a/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A.sch b/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A.sch new file mode 100644 index 00000000..5d0f9cf3 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A.sch @@ -0,0 +1,543 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L d_inverter U3 +U 1 1 681EE269 +P 2950 1375 +F 0 "U3" H 2950 1275 60 0000 C CNN +F 1 "d_inverter" H 2950 1525 60 0000 C CNN +F 2 "" H 3000 1325 60 0000 C CNN +F 3 "" H 3000 1325 60 0000 C CNN + 1 2950 1375 + 1 0 0 -1 +$EndComp +$Comp +L d_inverter U4 +U 1 1 681EE2AE +P 2950 1875 +F 0 "U4" H 2950 1775 60 0000 C CNN +F 1 "d_inverter" H 2950 2025 60 0000 C CNN +F 2 "" H 3000 1825 60 0000 C CNN +F 3 "" H 3000 1825 60 0000 C CNN + 1 2950 1875 + 1 0 0 -1 +$EndComp +$Comp +L d_buffer U2 +U 1 1 681EE2D0 +P 2350 2250 +F 0 "U2" H 2350 2200 60 0000 C CNN +F 1 "d_buffer" H 2350 2300 60 0000 C CNN +F 2 "" H 2350 2250 60 0000 C CNN +F 3 "" H 2350 2250 60 0000 C CNN + 1 2350 2250 + 1 0 0 -1 +$EndComp +$Comp +L d_and U5 +U 1 1 681EE388 +P 4125 2900 +F 0 "U5" H 4125 2900 60 0000 C CNN +F 1 "d_and" H 4175 3000 60 0000 C CNN +F 2 "" H 4125 2900 60 0000 C CNN +F 3 "" H 4125 2900 60 0000 C CNN + 1 4125 2900 + 1 0 0 -1 +$EndComp +$Comp +L d_and U6 +U 1 1 681EE3BF +P 4125 3300 +F 0 "U6" H 4125 3300 60 0000 C CNN +F 1 "d_and" H 4175 3400 60 0000 C CNN +F 2 "" H 4125 3300 60 0000 C CNN +F 3 "" H 4125 3300 60 0000 C CNN + 1 4125 3300 + 1 0 0 -1 +$EndComp +$Comp +L d_and U7 +U 1 1 681EE3EC +P 4125 3675 +F 0 "U7" H 4125 3675 60 0000 C CNN +F 1 "d_and" H 4175 3775 60 0000 C CNN +F 2 "" H 4125 3675 60 0000 C CNN +F 3 "" H 4125 3675 60 0000 C CNN + 1 4125 3675 + 1 0 0 -1 +$EndComp +$Comp +L d_and U8 +U 1 1 681EE513 +P 4125 4150 +F 0 "U8" H 4125 4150 60 0000 C CNN +F 1 "d_and" H 4175 4250 60 0000 C CNN +F 2 "" H 4125 4150 60 0000 C CNN +F 3 "" H 4125 4150 60 0000 C CNN + 1 4125 4150 + 1 0 0 -1 +$EndComp +$Comp +L d_and U9 +U 1 1 681EE519 +P 4125 4550 +F 0 "U9" H 4125 4550 60 0000 C CNN +F 1 "d_and" H 4175 4650 60 0000 C CNN +F 2 "" H 4125 4550 60 0000 C CNN +F 3 "" H 4125 4550 60 0000 C CNN + 1 4125 4550 + 1 0 0 -1 +$EndComp +$Comp +L d_and U10 +U 1 1 681EE51F +P 4125 4925 +F 0 "U10" H 4125 4925 60 0000 C CNN +F 1 "d_and" H 4175 5025 60 0000 C CNN +F 2 "" H 4125 4925 60 0000 C CNN +F 3 "" H 4125 4925 60 0000 C CNN + 1 4125 4925 + 1 0 0 -1 +$EndComp +$Comp +L d_and U11 +U 1 1 681EE576 +P 4125 5275 +F 0 "U11" H 4125 5275 60 0000 C CNN +F 1 "d_and" H 4175 5375 60 0000 C CNN +F 2 "" H 4125 5275 60 0000 C CNN +F 3 "" H 4125 5275 60 0000 C CNN + 1 4125 5275 + 1 0 0 -1 +$EndComp +$Comp +L d_and U12 +U 1 1 681EE60E +P 4125 5675 +F 0 "U12" H 4125 5675 60 0000 C CNN +F 1 "d_and" H 4175 5775 60 0000 C CNN +F 2 "" H 4125 5675 60 0000 C CNN +F 3 "" H 4125 5675 60 0000 C CNN + 1 4125 5675 + 1 0 0 -1 +$EndComp +$Comp +L d_or U13 +U 1 1 681EE688 +P 5250 3100 +F 0 "U13" H 5250 3100 60 0000 C CNN +F 1 "d_or" H 5250 3200 60 0000 C CNN +F 2 "" H 5250 3100 60 0000 C CNN +F 3 "" H 5250 3100 60 0000 C CNN + 1 5250 3100 + 1 0 0 -1 +$EndComp +$Comp +L d_or U14 +U 1 1 681EE6D3 +P 5250 3925 +F 0 "U14" H 5250 3925 60 0000 C CNN +F 1 "d_or" H 5250 4025 60 0000 C CNN +F 2 "" H 5250 3925 60 0000 C CNN +F 3 "" H 5250 3925 60 0000 C CNN + 1 5250 3925 + 1 0 0 -1 +$EndComp +$Comp +L d_or U15 +U 1 1 681EE789 +P 5250 4700 +F 0 "U15" H 5250 4700 60 0000 C CNN +F 1 "d_or" H 5250 4800 60 0000 C CNN +F 2 "" H 5250 4700 60 0000 C CNN +F 3 "" H 5250 4700 60 0000 C CNN + 1 5250 4700 + 1 0 0 -1 +$EndComp +$Comp +L d_or U16 +U 1 1 681EE813 +P 5250 5450 +F 0 "U16" H 5250 5450 60 0000 C CNN +F 1 "d_or" H 5250 5550 60 0000 C CNN +F 2 "" H 5250 5450 60 0000 C CNN +F 3 "" H 5250 5450 60 0000 C CNN + 1 5250 5450 + 1 0 0 -1 +$EndComp +$Comp +L d_tristate U17 +U 1 1 681EE8AC +P 6600 2700 +F 0 "U17" H 6350 2950 60 0000 C CNN +F 1 "d_tristate" H 6400 3150 60 0000 C CNN +F 2 "" H 6500 3050 60 0000 C CNN +F 3 "" H 6500 3050 60 0000 C CNN + 1 6600 2700 + 1 0 0 1 +$EndComp +$Comp +L d_tristate U18 +U 1 1 681EE982 +P 6600 3525 +F 0 "U18" H 6350 3775 60 0000 C CNN +F 1 "d_tristate" H 6400 3975 60 0000 C CNN +F 2 "" H 6500 3875 60 0000 C CNN +F 3 "" H 6500 3875 60 0000 C CNN + 1 6600 3525 + 1 0 0 1 +$EndComp +$Comp +L d_tristate U19 +U 1 1 681EEAAC +P 6600 4300 +F 0 "U19" H 6350 4550 60 0000 C CNN +F 1 "d_tristate" H 6400 4750 60 0000 C CNN +F 2 "" H 6500 4650 60 0000 C CNN +F 3 "" H 6500 4650 60 0000 C CNN + 1 6600 4300 + 1 0 0 1 +$EndComp +$Comp +L d_tristate U20 +U 1 1 681EEB14 +P 6600 5050 +F 0 "U20" H 6350 5300 60 0000 C CNN +F 1 "d_tristate" H 6400 5500 60 0000 C CNN +F 2 "" H 6500 5400 60 0000 C CNN +F 3 "" H 6500 5400 60 0000 C CNN + 1 6600 5050 + 1 0 0 1 +$EndComp +Wire Wire Line + 4575 2850 4575 3000 +Wire Wire Line + 4575 3000 4800 3000 +Wire Wire Line + 4800 3100 4575 3100 +Wire Wire Line + 4575 3100 4575 3250 +Wire Wire Line + 4575 3625 4575 3825 +Wire Wire Line + 4575 3825 4800 3825 +Wire Wire Line + 4800 3925 4575 3925 +Wire Wire Line + 4575 3925 4575 4100 +Wire Wire Line + 4575 4500 4575 4600 +Wire Wire Line + 4575 4600 4800 4600 +Wire Wire Line + 4800 4700 4575 4700 +Wire Wire Line + 4575 4700 4575 4875 +Wire Wire Line + 4575 5225 4575 5350 +Wire Wire Line + 4575 5350 4800 5350 +Wire Wire Line + 4800 5450 4575 5450 +Wire Wire Line + 4575 5450 4575 5625 +Wire Wire Line + 6000 5400 5700 5400 +Wire Wire Line + 6000 4650 5700 4650 +Wire Wire Line + 6000 3875 5700 3875 +Wire Wire Line + 6000 3050 5700 3050 +Wire Wire Line + 3250 1875 3475 1875 +Wire Wire Line + 3475 1875 3475 5175 +Wire Wire Line + 3475 5175 3675 5175 +Wire Wire Line + 3675 3575 3475 3575 +Connection ~ 3475 3575 +Wire Wire Line + 3675 2800 3475 2800 +Connection ~ 3475 2800 +Wire Wire Line + 3675 4450 3475 4450 +Connection ~ 3475 4450 +Wire Wire Line + 3000 2250 3100 2250 +Wire Wire Line + 3100 2250 3100 5575 +Wire Wire Line + 3100 5575 3675 5575 +Wire Wire Line + 3675 4825 3100 4825 +Connection ~ 3100 4825 +Wire Wire Line + 3675 4050 3100 4050 +Connection ~ 3100 4050 +Wire Wire Line + 3675 3200 3100 3200 +Connection ~ 3100 3200 +Wire Wire Line + 2425 2900 3675 2900 +Wire Wire Line + 3675 3300 2425 3300 +Wire Wire Line + 3675 3675 2425 3675 +Wire Wire Line + 3675 4150 2425 4150 +Wire Wire Line + 3675 4550 2425 4550 +Wire Wire Line + 3675 5275 2425 5275 +Wire Wire Line + 3675 5675 2425 5675 +Wire Wire Line + 3250 1375 7375 1375 +Wire Wire Line + 7375 1375 7375 5100 +Wire Wire Line + 7375 5100 6550 5100 +Wire Wire Line + 6550 4350 6550 4300 +Wire Wire Line + 6550 4300 7375 4300 +Connection ~ 7375 4300 +Wire Wire Line + 6550 3575 6550 3475 +Wire Wire Line + 6550 3475 7375 3475 +Connection ~ 7375 3475 +Wire Wire Line + 6550 2750 6550 2625 +Wire Wire Line + 6550 2625 7375 2625 +Connection ~ 7375 2625 +Wire Wire Line + 7150 3050 8075 3050 +Wire Wire Line + 7150 3875 8075 3875 +Wire Wire Line + 7150 4650 8075 4650 +Wire Wire Line + 7150 5400 8075 5400 +Wire Wire Line + 1375 1375 2650 1375 +Wire Wire Line + 2650 1875 1375 1875 +Wire Wire Line + 1850 2250 1675 2250 +Wire Wire Line + 1675 2250 1675 1875 +Connection ~ 1675 1875 +$Comp +L PORT U1 +U 1 1 681F1778 +P 1125 1375 +F 0 "U1" H 1175 1475 30 0000 C CNN +F 1 "PORT" H 1125 1375 30 0000 C CNN +F 2 "" H 1125 1375 60 0000 C CNN +F 3 "" H 1125 1375 60 0000 C CNN + 1 1125 1375 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 681F17BB +P 1125 1875 +F 0 "U1" H 1175 1975 30 0000 C CNN +F 1 "PORT" H 1125 1875 30 0000 C CNN +F 2 "" H 1125 1875 60 0000 C CNN +F 3 "" H 1125 1875 60 0000 C CNN + 2 1125 1875 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 681F188F +P 2175 2900 +F 0 "U1" H 2225 3000 30 0000 C CNN +F 1 "PORT" H 2175 2900 30 0000 C CNN +F 2 "" H 2175 2900 60 0000 C CNN +F 3 "" H 2175 2900 60 0000 C CNN + 3 2175 2900 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 681F18D6 +P 2175 3300 +F 0 "U1" H 2225 3400 30 0000 C CNN +F 1 "PORT" H 2175 3300 30 0000 C CNN +F 2 "" H 2175 3300 60 0000 C CNN +F 3 "" H 2175 3300 60 0000 C CNN + 4 2175 3300 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 5 1 681F19A9 +P 2175 3675 +F 0 "U1" H 2225 3775 30 0000 C CNN +F 1 "PORT" H 2175 3675 30 0000 C CNN +F 2 "" H 2175 3675 60 0000 C CNN +F 3 "" H 2175 3675 60 0000 C CNN + 5 2175 3675 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 6 1 681F19EE +P 2175 4150 +F 0 "U1" H 2225 4250 30 0000 C CNN +F 1 "PORT" H 2175 4150 30 0000 C CNN +F 2 "" H 2175 4150 60 0000 C CNN +F 3 "" H 2175 4150 60 0000 C CNN + 6 2175 4150 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 7 1 681F1AE8 +P 2175 4550 +F 0 "U1" H 2225 4650 30 0000 C CNN +F 1 "PORT" H 2175 4550 30 0000 C CNN +F 2 "" H 2175 4550 60 0000 C CNN +F 3 "" H 2175 4550 60 0000 C CNN + 7 2175 4550 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 8 1 681F1B99 +P 2175 4925 +F 0 "U1" H 2225 5025 30 0000 C CNN +F 1 "PORT" H 2175 4925 30 0000 C CNN +F 2 "" H 2175 4925 60 0000 C CNN +F 3 "" H 2175 4925 60 0000 C CNN + 8 2175 4925 + 1 0 0 -1 +$EndComp +Wire Wire Line + 2425 4925 3675 4925 +$Comp +L PORT U1 +U 9 1 681F1EEC +P 2175 5275 +F 0 "U1" H 2225 5375 30 0000 C CNN +F 1 "PORT" H 2175 5275 30 0000 C CNN +F 2 "" H 2175 5275 60 0000 C CNN +F 3 "" H 2175 5275 60 0000 C CNN + 9 2175 5275 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 10 1 681F1FD7 +P 2175 5675 +F 0 "U1" H 2225 5775 30 0000 C CNN +F 1 "PORT" H 2175 5675 30 0000 C CNN +F 2 "" H 2175 5675 60 0000 C CNN +F 3 "" H 2175 5675 60 0000 C CNN + 10 2175 5675 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 11 1 681F2150 +P 8325 3050 +F 0 "U1" H 8375 3150 30 0000 C CNN +F 1 "PORT" H 8325 3050 30 0000 C CNN +F 2 "" H 8325 3050 60 0000 C CNN +F 3 "" H 8325 3050 60 0000 C CNN + 11 8325 3050 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 12 1 681F21AD +P 8325 3875 +F 0 "U1" H 8375 3975 30 0000 C CNN +F 1 "PORT" H 8325 3875 30 0000 C CNN +F 2 "" H 8325 3875 60 0000 C CNN +F 3 "" H 8325 3875 60 0000 C CNN + 12 8325 3875 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 13 1 681F2280 +P 8325 4650 +F 0 "U1" H 8375 4750 30 0000 C CNN +F 1 "PORT" H 8325 4650 30 0000 C CNN +F 2 "" H 8325 4650 60 0000 C CNN +F 3 "" H 8325 4650 60 0000 C CNN + 13 8325 4650 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 14 1 681F23B7 +P 8325 5400 +F 0 "U1" H 8375 5500 30 0000 C CNN +F 1 "PORT" H 8325 5400 30 0000 C CNN +F 2 "" H 8325 5400 60 0000 C CNN +F 3 "" H 8325 5400 60 0000 C CNN + 14 8325 5400 + -1 0 0 -1 +$EndComp +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A.sub b/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A.sub new file mode 100644 index 00000000..99057965 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A.sub @@ -0,0 +1,82 @@ +* Subcircuit SN74LVC257A +.subckt SN74LVC257A net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ +* c:\fossee\esim\library\subcircuitlibrary\sn74lvc257a\sn74lvc257a.cir +* u3 net-_u1-pad1_ net-_u17-pad2_ d_inverter +* u4 net-_u1-pad2_ net-_u11-pad1_ d_inverter +* u2 net-_u1-pad2_ net-_u10-pad1_ d_buffer +* u5 net-_u11-pad1_ net-_u1-pad3_ net-_u13-pad1_ d_and +* u6 net-_u10-pad1_ net-_u1-pad4_ net-_u13-pad2_ d_and +* u7 net-_u11-pad1_ net-_u1-pad5_ net-_u14-pad1_ d_and +* u8 net-_u10-pad1_ net-_u1-pad6_ net-_u14-pad2_ d_and +* u9 net-_u11-pad1_ net-_u1-pad7_ net-_u15-pad1_ d_and +* u10 net-_u10-pad1_ net-_u1-pad8_ net-_u10-pad3_ d_and +* u11 net-_u11-pad1_ net-_u1-pad9_ net-_u11-pad3_ d_and +* u12 net-_u10-pad1_ net-_u1-pad10_ net-_u12-pad3_ d_and +* u13 net-_u13-pad1_ net-_u13-pad2_ net-_u13-pad3_ d_or +* u14 net-_u14-pad1_ net-_u14-pad2_ net-_u14-pad3_ d_or +* u15 net-_u15-pad1_ net-_u10-pad3_ net-_u15-pad3_ d_or +* u16 net-_u11-pad3_ net-_u12-pad3_ net-_u16-pad3_ d_or +* u17 net-_u13-pad3_ net-_u17-pad2_ net-_u1-pad11_ d_tristate +* u18 net-_u14-pad3_ net-_u17-pad2_ net-_u1-pad12_ d_tristate +* u19 net-_u15-pad3_ net-_u17-pad2_ net-_u1-pad13_ d_tristate +* u20 net-_u16-pad3_ net-_u17-pad2_ net-_u1-pad14_ d_tristate +a1 net-_u1-pad1_ net-_u17-pad2_ u3 +a2 net-_u1-pad2_ net-_u11-pad1_ u4 +a3 net-_u1-pad2_ net-_u10-pad1_ u2 +a4 [net-_u11-pad1_ net-_u1-pad3_ ] net-_u13-pad1_ u5 +a5 [net-_u10-pad1_ net-_u1-pad4_ ] net-_u13-pad2_ u6 +a6 [net-_u11-pad1_ net-_u1-pad5_ ] net-_u14-pad1_ u7 +a7 [net-_u10-pad1_ net-_u1-pad6_ ] net-_u14-pad2_ u8 +a8 [net-_u11-pad1_ net-_u1-pad7_ ] net-_u15-pad1_ u9 +a9 [net-_u10-pad1_ net-_u1-pad8_ ] net-_u10-pad3_ u10 +a10 [net-_u11-pad1_ net-_u1-pad9_ ] net-_u11-pad3_ u11 +a11 [net-_u10-pad1_ net-_u1-pad10_ ] net-_u12-pad3_ u12 +a12 [net-_u13-pad1_ net-_u13-pad2_ ] net-_u13-pad3_ u13 +a13 [net-_u14-pad1_ net-_u14-pad2_ ] net-_u14-pad3_ u14 +a14 [net-_u15-pad1_ net-_u10-pad3_ ] net-_u15-pad3_ u15 +a15 [net-_u11-pad3_ net-_u12-pad3_ ] net-_u16-pad3_ u16 +a16 net-_u13-pad3_ net-_u17-pad2_ net-_u1-pad11_ u17 +a17 net-_u14-pad3_ net-_u17-pad2_ net-_u1-pad12_ u18 +a18 net-_u15-pad3_ net-_u17-pad2_ net-_u1-pad13_ u19 +a19 net-_u16-pad3_ net-_u17-pad2_ net-_u1-pad14_ u20 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_buffer, NgSpice Name: d_buffer +.model u2 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u5 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u6 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u7 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u8 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u9 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u10 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u11 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u12 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u13 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u14 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u15 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u16 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u17 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u18 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u19 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Schematic Name: d_tristate, NgSpice Name: d_tristate +.model u20 d_tristate(delay=1.0e-9 input_load=1.0e-12 enable_load=1.0e-12 ) +* Control Statements + +.ends SN74LVC257A
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A_Previous_Values.xml b/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A_Previous_Values.xml new file mode 100644 index 00000000..62f4659b --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC257A/SN74LVC257A_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis><source /><model><u3 name="type">d_inverter<field1 name="Enter Rise Delay (default=1.0e-9)" /><field2 name="Enter Fall Delay (default=1.0e-9)" /><field3 name="Enter Input Load (default=1.0e-12)" /></u3><u4 name="type">d_inverter<field4 name="Enter Rise Delay (default=1.0e-9)" /><field5 name="Enter Fall Delay (default=1.0e-9)" /><field6 name="Enter Input Load (default=1.0e-12)" /></u4><u2 name="type">d_buffer<field7 name="Enter Rise Delay (default=1.0e-9)" /><field8 name="Enter Fall Delay (default=1.0e-9)" /><field9 name="Enter Input Load (default=1.0e-12)" /></u2><u5 name="type">d_and<field10 name="Enter Rise Delay (default=1.0e-9)" /><field11 name="Enter Fall Delay (default=1.0e-9)" /><field12 name="Enter Input Load (default=1.0e-12)" /></u5><u6 name="type">d_and<field13 name="Enter Rise Delay (default=1.0e-9)" /><field14 name="Enter Fall Delay (default=1.0e-9)" /><field15 name="Enter Input Load (default=1.0e-12)" /></u6><u7 name="type">d_and<field16 name="Enter Rise Delay (default=1.0e-9)" /><field17 name="Enter Fall Delay (default=1.0e-9)" /><field18 name="Enter Input Load (default=1.0e-12)" /></u7><u8 name="type">d_and<field19 name="Enter Rise Delay (default=1.0e-9)" /><field20 name="Enter Fall Delay (default=1.0e-9)" /><field21 name="Enter Input Load (default=1.0e-12)" /></u8><u9 name="type">d_and<field22 name="Enter Rise Delay (default=1.0e-9)" /><field23 name="Enter Fall Delay (default=1.0e-9)" /><field24 name="Enter Input Load (default=1.0e-12)" /></u9><u10 name="type">d_and<field25 name="Enter Rise Delay (default=1.0e-9)" /><field26 name="Enter Fall Delay (default=1.0e-9)" /><field27 name="Enter Input Load (default=1.0e-12)" /></u10><u11 name="type">d_and<field28 name="Enter Rise Delay (default=1.0e-9)" /><field29 name="Enter Fall Delay (default=1.0e-9)" /><field30 name="Enter Input Load (default=1.0e-12)" /></u11><u12 name="type">d_and<field31 name="Enter Rise Delay (default=1.0e-9)" /><field32 name="Enter Fall Delay (default=1.0e-9)" /><field33 name="Enter Input Load (default=1.0e-12)" /></u12><u13 name="type">d_or<field34 name="Enter Rise Delay (default=1.0e-9)" /><field35 name="Enter Fall Delay (default=1.0e-9)" /><field36 name="Enter Input Load (default=1.0e-12)" /></u13><u14 name="type">d_or<field37 name="Enter Rise Delay (default=1.0e-9)" /><field38 name="Enter Fall Delay (default=1.0e-9)" /><field39 name="Enter Input Load (default=1.0e-12)" /></u14><u15 name="type">d_or<field40 name="Enter Rise Delay (default=1.0e-9)" /><field41 name="Enter Fall Delay (default=1.0e-9)" /><field42 name="Enter Input Load (default=1.0e-12)" /></u15><u16 name="type">d_or<field43 name="Enter Rise Delay (default=1.0e-9)" /><field44 name="Enter Fall Delay (default=1.0e-9)" /><field45 name="Enter Input Load (default=1.0e-12)" /></u16><u17 name="type">d_tristate<field46 name="Enter Delay (default=1.0e-9)" /><field47 name="Enter Input Load (default=1.0e-12)" /><field48 name="Enter Enable Load (default=1.0e-12)" /></u17><u18 name="type">d_tristate<field49 name="Enter Delay (default=1.0e-9)" /><field50 name="Enter Input Load (default=1.0e-12)" /><field51 name="Enter Enable Load (default=1.0e-12)" /></u18><u19 name="type">d_tristate<field52 name="Enter Delay (default=1.0e-9)" /><field53 name="Enter Input Load (default=1.0e-12)" /><field54 name="Enter Enable Load (default=1.0e-12)" /></u19><u20 name="type">d_tristate<field55 name="Enter Delay (default=1.0e-9)" /><field56 name="Enter Input Load (default=1.0e-12)" /><field57 name="Enter Enable Load (default=1.0e-12)" /></u20></model><devicemodel /><subcircuit /></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/SN74LVC257A/analysis b/library/SubcircuitLibrary/SN74LVC257A/analysis new file mode 100644 index 00000000..ebd5c0a9 --- /dev/null +++ b/library/SubcircuitLibrary/SN74LVC257A/analysis @@ -0,0 +1 @@ +.tran 0e-00 0e-00 0e-00
\ No newline at end of file diff --git a/library/SubcircuitLibrary/Sn75160b/Sn75160b-cache.lib b/library/SubcircuitLibrary/Sn75160b/Sn75160b-cache.lib new file mode 100644 index 00000000..bf93b556 --- /dev/null +++ b/library/SubcircuitLibrary/Sn75160b/Sn75160b-cache.lib @@ -0,0 +1,103 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 P +X ~ 2 250 0 100 L 30 30 2 1 P +X ~ 3 250 0 100 L 30 30 3 1 P +X ~ 4 250 0 100 L 30 30 4 1 P +X ~ 5 250 0 100 L 30 30 5 1 P +X ~ 6 250 0 100 L 30 30 6 1 P +X ~ 7 250 0 100 L 30 30 7 1 P +X ~ 8 250 0 100 L 30 30 8 1 P +X ~ 9 250 0 100 L 30 30 9 1 P +X ~ 10 250 0 100 L 30 30 10 1 P +X ~ 11 250 0 100 L 30 30 11 1 P +X ~ 12 250 0 100 L 30 30 12 1 P +X ~ 13 250 0 100 L 30 30 13 1 P +X ~ 14 250 0 100 L 30 30 14 1 P +X ~ 15 250 0 100 L 30 30 15 1 P +X ~ 16 250 0 100 L 30 30 16 1 P +X ~ 17 250 0 100 L 30 30 17 1 P +X ~ 18 250 0 100 L 30 30 18 1 P +X ~ 19 250 0 100 L 30 30 19 1 P +X ~ 20 250 0 100 L 30 30 20 1 P +X ~ 21 250 0 100 L 30 30 21 1 P +X ~ 22 250 0 100 L 30 30 22 1 P +X ~ 23 250 0 100 L 30 30 23 1 P +X ~ 24 250 0 100 L 30 30 24 1 P +X ~ 25 250 0 100 L 30 30 25 1 P +X ~ 26 250 0 100 L 30 30 26 1 P +ENDDRAW +ENDDEF +# +# buffer_4pin +# +DEF buffer_4pin U 0 40 Y Y 1 F N +F0 "U" -100 -175 31 H V C CNN +F1 "buffer_4pin" 175 -250 39 H V C CNN +F2 "" 150 25 60 H V C CNN +F3 "" 150 25 60 H V C CNN +DRAW +P 3 0 1 0 -25 150 350 -25 -25 -200 N +P 4 0 1 0 -25 -200 -175 -275 -175 225 -25 150 N +X A0 1 -375 -25 200 R 50 31 1 1 B +X VCC 2 -25 350 200 D 50 31 1 1 I +X GND 3 -25 -400 200 U 50 31 1 1 I N +X Y0 4 550 -25 200 L 50 31 1 1 B +ENDDRAW +ENDDEF +# +# d_buffer +# +DEF d_buffer U 0 40 Y Y 1 F N +F0 "U" 0 -50 60 H V C CNN +F1 "d_buffer" 0 50 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +P 4 0 1 0 -300 200 -300 -200 450 0 -300 200 N +X IN 1 -500 0 200 R 50 50 1 1 I +X OUT 2 650 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# eSim_GND +# +DEF eSim_GND #PWR 0 0 Y Y 1 F P +F0 "#PWR" 0 -250 50 H I C CNN +F1 "eSim_GND" 0 -150 50 H V C CNN +F2 "" 0 0 50 H I C CNN +F3 "" 0 0 50 H I C CNN +DRAW +P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N +X GND 1 0 0 0 D 50 50 1 1 W N +ENDDRAW +ENDDEF +# +# tristate_buffer_active_low +# +DEF tristate_buffer_active_low U 0 40 Y Y 1 F N +F0 "U" -75 -175 60 H V C CNN +F1 "tristate_buffer_active_low" 325 -125 31 H V C CNN +F2 "" 0 100 60 H V C CNN +F3 "" 0 100 60 H V C CNN +DRAW +P 5 0 1 0 -250 300 0 200 425 50 -250 -150 -250 300 N +X A0 1 -450 25 200 R 50 50 1 1 B +X EN0 2 0 400 200 D 50 50 1 1 I +X Y0 3 625 50 200 L 50 50 1 1 B +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/Sn75160b/Sn75160b.cir b/library/SubcircuitLibrary/Sn75160b/Sn75160b.cir new file mode 100644 index 00000000..5ba50773 --- /dev/null +++ b/library/SubcircuitLibrary/Sn75160b/Sn75160b.cir @@ -0,0 +1,29 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\Sn75160b\Sn75160b.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 04/12/25 13:54:31 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U8 Net-_U1-Pad8_ /TE Net-_U1-Pad3_ tristate_buffer_active_low +U4 Net-_U1-Pad3_ /PE ? Net-_U1-Pad8_ buffer_4pin +U2 Net-_U1-Pad1_ /PE d_buffer +U3 Net-_U1-Pad2_ /TE d_buffer +U9 Net-_U1-Pad7_ /TE Net-_U1-Pad4_ tristate_buffer_active_low +U5 Net-_U1-Pad4_ /PE ? Net-_U1-Pad7_ buffer_4pin +U10 Net-_U1-Pad9_ /TE Net-_U1-Pad5_ tristate_buffer_active_low +U6 Net-_U1-Pad5_ /PE ? Net-_U1-Pad9_ buffer_4pin +U11 Net-_U1-Pad10_ /TE Net-_U1-Pad6_ tristate_buffer_active_low +U7 Net-_U1-Pad6_ /PE ? Net-_U1-Pad10_ buffer_4pin +U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ Net-_U1-Pad14_ Net-_U1-Pad15_ Net-_U1-Pad16_ Net-_U1-Pad17_ Net-_U1-Pad18_ GND GND PORT +U16 Net-_U1-Pad16_ /TE Net-_U1-Pad11_ tristate_buffer_active_low +U12 Net-_U1-Pad11_ /PE ? Net-_U1-Pad16_ buffer_4pin +U17 Net-_U1-Pad15_ /TE Net-_U1-Pad12_ tristate_buffer_active_low +U13 Net-_U1-Pad12_ /PE ? Net-_U1-Pad15_ buffer_4pin +U18 Net-_U1-Pad17_ /TE Net-_U1-Pad13_ tristate_buffer_active_low +U14 Net-_U1-Pad13_ /PE ? Net-_U1-Pad17_ buffer_4pin +U19 Net-_U1-Pad18_ /TE Net-_U1-Pad14_ tristate_buffer_active_low +U15 Net-_U1-Pad14_ /PE ? Net-_U1-Pad18_ buffer_4pin + +.end diff --git a/library/SubcircuitLibrary/Sn75160b/Sn75160b.cir.out b/library/SubcircuitLibrary/Sn75160b/Sn75160b.cir.out new file mode 100644 index 00000000..ba93807c --- /dev/null +++ b/library/SubcircuitLibrary/Sn75160b/Sn75160b.cir.out @@ -0,0 +1,84 @@ +* c:\fossee\esim\library\subcircuitlibrary\sn75160b\sn75160b.cir + +* u8 net-_u1-pad8_ /te net-_u1-pad3_ tristate_buffer_active_low +* u4 net-_u1-pad3_ /pe ? net-_u1-pad8_ buffer_4pin +* u2 net-_u1-pad1_ /pe d_buffer +* u3 net-_u1-pad2_ /te d_buffer +* u9 net-_u1-pad7_ /te net-_u1-pad4_ tristate_buffer_active_low +* u5 net-_u1-pad4_ /pe ? net-_u1-pad7_ buffer_4pin +* u10 net-_u1-pad9_ /te net-_u1-pad5_ tristate_buffer_active_low +* u6 net-_u1-pad5_ /pe ? net-_u1-pad9_ buffer_4pin +* u11 net-_u1-pad10_ /te net-_u1-pad6_ tristate_buffer_active_low +* u7 net-_u1-pad6_ /pe ? net-_u1-pad10_ buffer_4pin +* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ net-_u1-pad17_ net-_u1-pad18_ gnd gnd port +* u16 net-_u1-pad16_ /te net-_u1-pad11_ tristate_buffer_active_low +* u12 net-_u1-pad11_ /pe ? net-_u1-pad16_ buffer_4pin +* u17 net-_u1-pad15_ /te net-_u1-pad12_ tristate_buffer_active_low +* u13 net-_u1-pad12_ /pe ? net-_u1-pad15_ buffer_4pin +* u18 net-_u1-pad17_ /te net-_u1-pad13_ tristate_buffer_active_low +* u14 net-_u1-pad13_ /pe ? net-_u1-pad17_ buffer_4pin +* u19 net-_u1-pad18_ /te net-_u1-pad14_ tristate_buffer_active_low +* u15 net-_u1-pad14_ /pe ? net-_u1-pad18_ buffer_4pin +a1 [net-_u1-pad8_ ] [/te ] [net-_u1-pad3_ ] u8 +a2 [net-_u1-pad3_ ] [/pe ] [? ] [net-_u1-pad8_ ] u4 +a3 net-_u1-pad1_ /pe u2 +a4 net-_u1-pad2_ /te u3 +a5 [net-_u1-pad7_ ] [/te ] [net-_u1-pad4_ ] u9 +a6 [net-_u1-pad4_ ] [/pe ] [? ] [net-_u1-pad7_ ] u5 +a7 [net-_u1-pad9_ ] [/te ] [net-_u1-pad5_ ] u10 +a8 [net-_u1-pad5_ ] [/pe ] [? ] [net-_u1-pad9_ ] u6 +a9 [net-_u1-pad10_ ] [/te ] [net-_u1-pad6_ ] u11 +a10 [net-_u1-pad6_ ] [/pe ] [? ] [net-_u1-pad10_ ] u7 +a11 [net-_u1-pad16_ ] [/te ] [net-_u1-pad11_ ] u16 +a12 [net-_u1-pad11_ ] [/pe ] [? ] [net-_u1-pad16_ ] u12 +a13 [net-_u1-pad15_ ] [/te ] [net-_u1-pad12_ ] u17 +a14 [net-_u1-pad12_ ] [/pe ] [? ] [net-_u1-pad15_ ] u13 +a15 [net-_u1-pad17_ ] [/te ] [net-_u1-pad13_ ] u18 +a16 [net-_u1-pad13_ ] [/pe ] [? ] [net-_u1-pad17_ ] u14 +a17 [net-_u1-pad18_ ] [/te ] [net-_u1-pad14_ ] u19 +a18 [net-_u1-pad14_ ] [/pe ] [? ] [net-_u1-pad18_ ] u15 +* Schematic Name: tristate_buffer_active_low, NgSpice Name: tristate_buffer_active_low +.model u8 tristate_buffer_active_low(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: buffer_4pin, NgSpice Name: buffer_4pin +.model u4 buffer_4pin(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: d_buffer, NgSpice Name: d_buffer +.model u2 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_buffer, NgSpice Name: d_buffer +.model u3 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: tristate_buffer_active_low, NgSpice Name: tristate_buffer_active_low +.model u9 tristate_buffer_active_low(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: buffer_4pin, NgSpice Name: buffer_4pin +.model u5 buffer_4pin(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: tristate_buffer_active_low, NgSpice Name: tristate_buffer_active_low +.model u10 tristate_buffer_active_low(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: buffer_4pin, NgSpice Name: buffer_4pin +.model u6 buffer_4pin(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: tristate_buffer_active_low, NgSpice Name: tristate_buffer_active_low +.model u11 tristate_buffer_active_low(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: buffer_4pin, NgSpice Name: buffer_4pin +.model u7 buffer_4pin(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: tristate_buffer_active_low, NgSpice Name: tristate_buffer_active_low +.model u16 tristate_buffer_active_low(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: buffer_4pin, NgSpice Name: buffer_4pin +.model u12 buffer_4pin(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: tristate_buffer_active_low, NgSpice Name: tristate_buffer_active_low +.model u17 tristate_buffer_active_low(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: buffer_4pin, NgSpice Name: buffer_4pin +.model u13 buffer_4pin(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: tristate_buffer_active_low, NgSpice Name: tristate_buffer_active_low +.model u18 tristate_buffer_active_low(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: buffer_4pin, NgSpice Name: buffer_4pin +.model u14 buffer_4pin(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: tristate_buffer_active_low, NgSpice Name: tristate_buffer_active_low +.model u19 tristate_buffer_active_low(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: buffer_4pin, NgSpice Name: buffer_4pin +.model u15 buffer_4pin(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/Sn75160b/Sn75160b.pro b/library/SubcircuitLibrary/Sn75160b/Sn75160b.pro new file mode 100644 index 00000000..e27a398b --- /dev/null +++ b/library/SubcircuitLibrary/Sn75160b/Sn75160b.pro @@ -0,0 +1,73 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts diff --git a/library/SubcircuitLibrary/Sn75160b/Sn75160b.sch b/library/SubcircuitLibrary/Sn75160b/Sn75160b.sch new file mode 100644 index 00000000..adecf4be --- /dev/null +++ b/library/SubcircuitLibrary/Sn75160b/Sn75160b.sch @@ -0,0 +1,682 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L tristate_buffer_active_low U8 +U 1 1 67FA2026 +P 3625 3175 +F 0 "U8" H 3550 3000 60 0000 C CNN +F 1 "tristate_buffer_active_low" H 3950 3050 31 0000 C CNN +F 2 "" H 3625 3275 60 0000 C CNN +F 3 "" H 3625 3275 60 0000 C CNN + 1 3625 3175 + -1 0 0 -1 +$EndComp +$Comp +L buffer_4pin U4 +U 1 1 67FA20A9 +P 3375 2350 +F 0 "U4" H 3275 2175 31 0000 C CNN +F 1 "buffer_4pin" H 3550 2100 39 0000 C CNN +F 2 "" H 3525 2375 60 0000 C CNN +F 3 "" H 3525 2375 60 0000 C CNN + 1 3375 2350 + 1 0 0 -1 +$EndComp +$Comp +L d_buffer U2 +U 1 1 67FA2105 +P 1900 1275 +F 0 "U2" H 1900 1225 60 0000 C CNN +F 1 "d_buffer" H 1900 1325 60 0000 C CNN +F 2 "" H 1900 1275 60 0000 C CNN +F 3 "" H 1900 1275 60 0000 C CNN + 1 1900 1275 + 1 0 0 -1 +$EndComp +$Comp +L d_buffer U3 +U 1 1 67FA213B +P 1900 1800 +F 0 "U3" H 1900 1750 60 0000 C CNN +F 1 "d_buffer" H 1900 1850 60 0000 C CNN +F 2 "" H 1900 1800 60 0000 C CNN +F 3 "" H 1900 1800 60 0000 C CNN + 1 1900 1800 + 1 0 0 -1 +$EndComp +Wire Wire Line + 3350 2000 4550 2000 +Wire Wire Line + 1775 2375 3000 2375 +Wire Wire Line + 2550 1800 2600 1800 +Wire Wire Line + 2600 1800 2600 7225 +Wire Wire Line + 2600 2775 3625 2775 +Wire Wire Line + 3000 3125 2850 3125 +Wire Wire Line + 2850 3125 2850 2375 +Connection ~ 2850 2375 +Wire Wire Line + 4075 3150 4775 3150 +Wire Wire Line + 3925 2375 4175 2375 +Wire Wire Line + 4175 2375 4175 3150 +Connection ~ 4175 3150 +$Comp +L tristate_buffer_active_low U9 +U 1 1 67FA23A9 +P 3675 4675 +F 0 "U9" H 3600 4500 60 0000 C CNN +F 1 "tristate_buffer_active_low" H 4000 4550 31 0000 C CNN +F 2 "" H 3675 4775 60 0000 C CNN +F 3 "" H 3675 4775 60 0000 C CNN + 1 3675 4675 + -1 0 0 -1 +$EndComp +$Comp +L buffer_4pin U5 +U 1 1 67FA23AF +P 3425 3850 +F 0 "U5" H 3325 3675 31 0000 C CNN +F 1 "buffer_4pin" H 3600 3600 39 0000 C CNN +F 2 "" H 3575 3875 60 0000 C CNN +F 3 "" H 3575 3875 60 0000 C CNN + 1 3425 3850 + 1 0 0 -1 +$EndComp +Wire Wire Line + 2600 4275 3675 4275 +Wire Wire Line + 2200 3875 3050 3875 +Wire Wire Line + 2200 3875 2200 3900 +Wire Wire Line + 3050 4625 2800 4625 +Wire Wire Line + 2800 4625 2800 3875 +Connection ~ 2800 3875 +Wire Wire Line + 4125 4650 4675 4650 +Wire Wire Line + 3975 3875 4275 3875 +Wire Wire Line + 4275 3875 4275 4650 +Connection ~ 4275 4650 +$Comp +L tristate_buffer_active_low U10 +U 1 1 67FA2560 +P 3775 6175 +F 0 "U10" H 3700 6000 60 0000 C CNN +F 1 "tristate_buffer_active_low" H 4100 6050 31 0000 C CNN +F 2 "" H 3775 6275 60 0000 C CNN +F 3 "" H 3775 6275 60 0000 C CNN + 1 3775 6175 + -1 0 0 -1 +$EndComp +$Comp +L buffer_4pin U6 +U 1 1 67FA2566 +P 3525 5350 +F 0 "U6" H 3425 5175 31 0000 C CNN +F 1 "buffer_4pin" H 3700 5100 39 0000 C CNN +F 2 "" H 3675 5375 60 0000 C CNN +F 3 "" H 3675 5375 60 0000 C CNN + 1 3525 5350 + 1 0 0 -1 +$EndComp +Wire Wire Line + 2600 5775 3775 5775 +Wire Wire Line + 2300 5375 3150 5375 +Wire Wire Line + 2300 5375 2300 5400 +Wire Wire Line + 3150 6125 2900 6125 +Wire Wire Line + 2900 6125 2900 5375 +Connection ~ 2900 5375 +Wire Wire Line + 4225 6150 4775 6150 +Wire Wire Line + 4075 5375 4375 5375 +Wire Wire Line + 4375 5375 4375 6150 +Connection ~ 4375 6150 +$Comp +L tristate_buffer_active_low U11 +U 1 1 67FA26AE +P 3775 7625 +F 0 "U11" H 3700 7450 60 0000 C CNN +F 1 "tristate_buffer_active_low" H 4100 7500 31 0000 C CNN +F 2 "" H 3775 7725 60 0000 C CNN +F 3 "" H 3775 7725 60 0000 C CNN + 1 3775 7625 + -1 0 0 -1 +$EndComp +$Comp +L buffer_4pin U7 +U 1 1 67FA26B4 +P 3525 6800 +F 0 "U7" H 3425 6625 31 0000 C CNN +F 1 "buffer_4pin" H 3700 6550 39 0000 C CNN +F 2 "" H 3675 6825 60 0000 C CNN +F 3 "" H 3675 6825 60 0000 C CNN + 1 3525 6800 + 1 0 0 -1 +$EndComp +Wire Wire Line + 2600 7225 3775 7225 +Wire Wire Line + 2300 6825 3150 6825 +Wire Wire Line + 2300 6825 2300 6850 +Wire Wire Line + 3150 7575 2900 7575 +Wire Wire Line + 2900 7575 2900 6825 +Connection ~ 2900 6825 +Wire Wire Line + 4225 7600 4775 7600 +Wire Wire Line + 4075 6825 4375 6825 +Wire Wire Line + 4375 6825 4375 7600 +Connection ~ 4375 7600 +Connection ~ 2600 2775 +Connection ~ 2600 4275 +Connection ~ 2600 5775 +Wire Wire Line + 2550 1275 4550 1275 +Wire Wire Line + 4550 1275 4550 6450 +Wire Wire Line + 4550 6450 3500 6450 +Connection ~ 4550 2000 +Wire Wire Line + 3500 5000 4550 5000 +Connection ~ 4550 5000 +Wire Wire Line + 3400 3500 4550 3500 +Connection ~ 4550 3500 +Wire Wire Line + 1400 1275 1025 1275 +Wire Wire Line + 1400 1800 1050 1800 +$Comp +L PORT U1 +U 1 1 67FA2EEE +P 775 1275 +F 0 "U1" H 825 1375 30 0000 C CNN +F 1 "PORT" H 775 1275 30 0000 C CNN +F 2 "" H 775 1275 60 0000 C CNN +F 3 "" H 775 1275 60 0000 C CNN + 1 775 1275 + 1 0 0 -1 +$EndComp +$Comp +L tristate_buffer_active_low U16 +U 1 1 67FA35AF +P 7450 2450 +F 0 "U16" H 7375 2275 60 0000 C CNN +F 1 "tristate_buffer_active_low" H 7775 2325 31 0000 C CNN +F 2 "" H 7450 2550 60 0000 C CNN +F 3 "" H 7450 2550 60 0000 C CNN + 1 7450 2450 + -1 0 0 -1 +$EndComp +$Comp +L buffer_4pin U12 +U 1 1 67FA35B5 +P 7200 1625 +F 0 "U12" H 7100 1450 31 0000 C CNN +F 1 "buffer_4pin" H 7375 1375 39 0000 C CNN +F 2 "" H 7350 1650 60 0000 C CNN +F 3 "" H 7350 1650 60 0000 C CNN + 1 7200 1625 + 1 0 0 -1 +$EndComp +Wire Wire Line + 5925 1650 6825 1650 +Wire Wire Line + 6425 1175 6425 6500 +Wire Wire Line + 6425 2050 7450 2050 +Wire Wire Line + 6825 2400 6675 2400 +Wire Wire Line + 6675 2400 6675 1650 +Connection ~ 6675 1650 +Wire Wire Line + 7900 2425 8600 2425 +Wire Wire Line + 7750 1650 8000 1650 +Wire Wire Line + 8000 1650 8000 2425 +Connection ~ 8000 2425 +$Comp +L tristate_buffer_active_low U17 +U 1 1 67FA35C5 +P 7500 3950 +F 0 "U17" H 7425 3775 60 0000 C CNN +F 1 "tristate_buffer_active_low" H 7825 3825 31 0000 C CNN +F 2 "" H 7500 4050 60 0000 C CNN +F 3 "" H 7500 4050 60 0000 C CNN + 1 7500 3950 + -1 0 0 -1 +$EndComp +$Comp +L buffer_4pin U13 +U 1 1 67FA35CB +P 7250 3125 +F 0 "U13" H 7150 2950 31 0000 C CNN +F 1 "buffer_4pin" H 7425 2875 39 0000 C CNN +F 2 "" H 7400 3150 60 0000 C CNN +F 3 "" H 7400 3150 60 0000 C CNN + 1 7250 3125 + 1 0 0 -1 +$EndComp +Wire Wire Line + 6425 3550 7500 3550 +Wire Wire Line + 6025 3150 6875 3150 +Wire Wire Line + 6875 3900 6625 3900 +Wire Wire Line + 6625 3900 6625 3150 +Connection ~ 6625 3150 +Wire Wire Line + 7950 3925 8500 3925 +Wire Wire Line + 7800 3150 8100 3150 +Wire Wire Line + 8100 3150 8100 3925 +Connection ~ 8100 3925 +$Comp +L tristate_buffer_active_low U18 +U 1 1 67FA35DA +P 7600 5450 +F 0 "U18" H 7525 5275 60 0000 C CNN +F 1 "tristate_buffer_active_low" H 7925 5325 31 0000 C CNN +F 2 "" H 7600 5550 60 0000 C CNN +F 3 "" H 7600 5550 60 0000 C CNN + 1 7600 5450 + -1 0 0 -1 +$EndComp +$Comp +L buffer_4pin U14 +U 1 1 67FA35E0 +P 7350 4625 +F 0 "U14" H 7250 4450 31 0000 C CNN +F 1 "buffer_4pin" H 7525 4375 39 0000 C CNN +F 2 "" H 7500 4650 60 0000 C CNN +F 3 "" H 7500 4650 60 0000 C CNN + 1 7350 4625 + 1 0 0 -1 +$EndComp +Wire Wire Line + 6425 5050 7600 5050 +Wire Wire Line + 6125 4650 6975 4650 +Wire Wire Line + 6975 5400 6725 5400 +Wire Wire Line + 6725 5400 6725 4650 +Connection ~ 6725 4650 +Wire Wire Line + 8050 5425 8600 5425 +Wire Wire Line + 7900 4650 8200 4650 +Wire Wire Line + 8200 4650 8200 5425 +Connection ~ 8200 5425 +$Comp +L tristate_buffer_active_low U19 +U 1 1 67FA35EF +P 7600 6900 +F 0 "U19" H 7525 6725 60 0000 C CNN +F 1 "tristate_buffer_active_low" H 7925 6775 31 0000 C CNN +F 2 "" H 7600 7000 60 0000 C CNN +F 3 "" H 7600 7000 60 0000 C CNN + 1 7600 6900 + -1 0 0 -1 +$EndComp +$Comp +L buffer_4pin U15 +U 1 1 67FA35F5 +P 7350 6075 +F 0 "U15" H 7250 5900 31 0000 C CNN +F 1 "buffer_4pin" H 7525 5825 39 0000 C CNN +F 2 "" H 7500 6100 60 0000 C CNN +F 3 "" H 7500 6100 60 0000 C CNN + 1 7350 6075 + 1 0 0 -1 +$EndComp +Wire Wire Line + 6425 6500 7600 6500 +Wire Wire Line + 6125 6100 6975 6100 +Wire Wire Line + 6975 6850 6725 6850 +Wire Wire Line + 6725 6850 6725 6100 +Connection ~ 6725 6100 +Wire Wire Line + 8050 6875 8600 6875 +Wire Wire Line + 7900 6100 8200 6100 +Wire Wire Line + 8200 6100 8200 6875 +Connection ~ 8200 6875 +Connection ~ 6425 2050 +Connection ~ 6425 3550 +Connection ~ 6425 5050 +Wire Wire Line + 8375 1200 8375 5725 +Wire Wire Line + 8375 5725 7325 5725 +Wire Wire Line + 7325 4275 8375 4275 +Connection ~ 8375 4275 +Wire Wire Line + 7225 2775 8375 2775 +Connection ~ 8375 2775 +$Comp +L PORT U1 +U 8 1 67FA3AB8 +P 5025 3150 +F 0 "U1" H 5075 3250 30 0000 C CNN +F 1 "PORT" H 5025 3150 30 0000 C CNN +F 2 "" H 5025 3150 60 0000 C CNN +F 3 "" H 5025 3150 60 0000 C CNN + 8 5025 3150 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 7 1 67FA3C3D +P 4925 4650 +F 0 "U1" H 4975 4750 30 0000 C CNN +F 1 "PORT" H 4925 4650 30 0000 C CNN +F 2 "" H 4925 4650 60 0000 C CNN +F 3 "" H 4925 4650 60 0000 C CNN + 7 4925 4650 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 9 1 67FA3DC7 +P 5025 6150 +F 0 "U1" H 5075 6250 30 0000 C CNN +F 1 "PORT" H 5025 6150 30 0000 C CNN +F 2 "" H 5025 6150 60 0000 C CNN +F 3 "" H 5025 6150 60 0000 C CNN + 9 5025 6150 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 10 1 67FA3EEE +P 5025 7600 +F 0 "U1" H 5075 7700 30 0000 C CNN +F 1 "PORT" H 5025 7600 30 0000 C CNN +F 2 "" H 5025 7600 60 0000 C CNN +F 3 "" H 5025 7600 60 0000 C CNN + 10 5025 7600 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 16 1 67FA4049 +P 8850 2425 +F 0 "U1" H 8900 2525 30 0000 C CNN +F 1 "PORT" H 8850 2425 30 0000 C CNN +F 2 "" H 8850 2425 60 0000 C CNN +F 3 "" H 8850 2425 60 0000 C CNN + 16 8850 2425 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 15 1 67FA4226 +P 8750 3925 +F 0 "U1" H 8800 4025 30 0000 C CNN +F 1 "PORT" H 8750 3925 30 0000 C CNN +F 2 "" H 8750 3925 60 0000 C CNN +F 3 "" H 8750 3925 60 0000 C CNN + 15 8750 3925 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 17 1 67FA4356 +P 8850 5425 +F 0 "U1" H 8900 5525 30 0000 C CNN +F 1 "PORT" H 8850 5425 30 0000 C CNN +F 2 "" H 8850 5425 60 0000 C CNN +F 3 "" H 8850 5425 60 0000 C CNN + 17 8850 5425 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 18 1 67FA4589 +P 8850 6875 +F 0 "U1" H 8900 6975 30 0000 C CNN +F 1 "PORT" H 8850 6875 30 0000 C CNN +F 2 "" H 8850 6875 60 0000 C CNN +F 3 "" H 8850 6875 60 0000 C CNN + 18 8850 6875 + -1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 19 1 67FA473F +P 9750 2275 +F 0 "U1" H 9800 2375 30 0000 C CNN +F 1 "PORT" H 9750 2275 30 0000 C CNN +F 2 "" H 9750 2275 60 0000 C CNN +F 3 "" H 9750 2275 60 0000 C CNN + 19 9750 2275 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 67FA485A +P 800 1800 +F 0 "U1" H 850 1900 30 0000 C CNN +F 1 "PORT" H 800 1800 30 0000 C CNN +F 2 "" H 800 1800 60 0000 C CNN +F 3 "" H 800 1800 60 0000 C CNN + 2 800 1800 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 14 1 67FA4CFD +P 5875 6100 +F 0 "U1" H 5925 6200 30 0000 C CNN +F 1 "PORT" H 5875 6100 30 0000 C CNN +F 2 "" H 5875 6100 60 0000 C CNN +F 3 "" H 5875 6100 60 0000 C CNN + 14 5875 6100 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 13 1 67FA514E +P 5875 4650 +F 0 "U1" H 5925 4750 30 0000 C CNN +F 1 "PORT" H 5875 4650 30 0000 C CNN +F 2 "" H 5875 4650 60 0000 C CNN +F 3 "" H 5875 4650 60 0000 C CNN + 13 5875 4650 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 12 1 67FA526B +P 5775 3150 +F 0 "U1" H 5825 3250 30 0000 C CNN +F 1 "PORT" H 5775 3150 30 0000 C CNN +F 2 "" H 5775 3150 60 0000 C CNN +F 3 "" H 5775 3150 60 0000 C CNN + 12 5775 3150 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 11 1 67FA574A +P 5675 1650 +F 0 "U1" H 5725 1750 30 0000 C CNN +F 1 "PORT" H 5675 1650 30 0000 C CNN +F 2 "" H 5675 1650 60 0000 C CNN +F 3 "" H 5675 1650 60 0000 C CNN + 11 5675 1650 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 6 1 67FA58D8 +P 2050 6850 +F 0 "U1" H 2100 6950 30 0000 C CNN +F 1 "PORT" H 2050 6850 30 0000 C CNN +F 2 "" H 2050 6850 60 0000 C CNN +F 3 "" H 2050 6850 60 0000 C CNN + 6 2050 6850 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 5 1 67FA5B41 +P 2050 5400 +F 0 "U1" H 2100 5500 30 0000 C CNN +F 1 "PORT" H 2050 5400 30 0000 C CNN +F 2 "" H 2050 5400 60 0000 C CNN +F 3 "" H 2050 5400 60 0000 C CNN + 5 2050 5400 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 67FA5D52 +P 1950 3900 +F 0 "U1" H 2000 4000 30 0000 C CNN +F 1 "PORT" H 1950 3900 30 0000 C CNN +F 2 "" H 1950 3900 60 0000 C CNN +F 3 "" H 1950 3900 60 0000 C CNN + 4 1950 3900 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 67FA5F93 +P 1525 2375 +F 0 "U1" H 1575 2475 30 0000 C CNN +F 1 "PORT" H 1525 2375 30 0000 C CNN +F 2 "" H 1525 2375 60 0000 C CNN +F 3 "" H 1525 2375 60 0000 C CNN + 3 1525 2375 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 20 1 67FA6271 +P 9750 2575 +F 0 "U1" H 9800 2675 30 0000 C CNN +F 1 "PORT" H 9750 2575 30 0000 C CNN +F 2 "" H 9750 2575 60 0000 C CNN +F 3 "" H 9750 2575 60 0000 C CNN + 20 9750 2575 + 1 0 0 -1 +$EndComp +Wire Wire Line + 10000 2275 10175 2275 +Wire Wire Line + 10175 2275 10175 2575 +Wire Wire Line + 10175 2575 10000 2575 +$Comp +L eSim_GND #PWR01 +U 1 1 67FA6444 +P 10325 2425 +F 0 "#PWR01" H 10325 2175 50 0001 C CNN +F 1 "eSim_GND" H 10325 2275 50 0000 C CNN +F 2 "" H 10325 2425 50 0001 C CNN +F 3 "" H 10325 2425 50 0001 C CNN + 1 10325 2425 + 0 -1 -1 0 +$EndComp +Wire Wire Line + 10325 2425 10175 2425 +Connection ~ 10175 2425 +Text Label 2600 2025 0 60 ~ 0 +TE +Text Label 3050 1275 0 60 ~ 0 +PE +Wire Wire Line + 6425 1175 6450 1175 +Wire Wire Line + 7175 1275 8375 1275 +Connection ~ 8375 1275 +Text Label 6450 1175 0 60 ~ 0 +TE +Text Label 8375 1200 0 60 ~ 0 +PE +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/Sn75160b/Sn75160b.sub b/library/SubcircuitLibrary/Sn75160b/Sn75160b.sub new file mode 100644 index 00000000..fa8e1b0c --- /dev/null +++ b/library/SubcircuitLibrary/Sn75160b/Sn75160b.sub @@ -0,0 +1,78 @@ +* Subcircuit Sn75160b +.subckt Sn75160b net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ net-_u1-pad14_ net-_u1-pad15_ net-_u1-pad16_ net-_u1-pad17_ net-_u1-pad18_ gnd gnd +* c:\fossee\esim\library\subcircuitlibrary\sn75160b\sn75160b.cir +* u8 net-_u1-pad8_ /te net-_u1-pad3_ tristate_buffer_active_low +* u4 net-_u1-pad3_ /pe ? net-_u1-pad8_ buffer_4pin +* u2 net-_u1-pad1_ /pe d_buffer +* u3 net-_u1-pad2_ /te d_buffer +* u9 net-_u1-pad7_ /te net-_u1-pad4_ tristate_buffer_active_low +* u5 net-_u1-pad4_ /pe ? net-_u1-pad7_ buffer_4pin +* u10 net-_u1-pad9_ /te net-_u1-pad5_ tristate_buffer_active_low +* u6 net-_u1-pad5_ /pe ? net-_u1-pad9_ buffer_4pin +* u11 net-_u1-pad10_ /te net-_u1-pad6_ tristate_buffer_active_low +* u7 net-_u1-pad6_ /pe ? net-_u1-pad10_ buffer_4pin +* u16 net-_u1-pad16_ /te net-_u1-pad11_ tristate_buffer_active_low +* u12 net-_u1-pad11_ /pe ? net-_u1-pad16_ buffer_4pin +* u17 net-_u1-pad15_ /te net-_u1-pad12_ tristate_buffer_active_low +* u13 net-_u1-pad12_ /pe ? net-_u1-pad15_ buffer_4pin +* u18 net-_u1-pad17_ /te net-_u1-pad13_ tristate_buffer_active_low +* u14 net-_u1-pad13_ /pe ? net-_u1-pad17_ buffer_4pin +* u19 net-_u1-pad18_ /te net-_u1-pad14_ tristate_buffer_active_low +* u15 net-_u1-pad14_ /pe ? net-_u1-pad18_ buffer_4pin +a1 [net-_u1-pad8_ ] [/te ] [net-_u1-pad3_ ] u8 +a2 [net-_u1-pad3_ ] [/pe ] [? ] [net-_u1-pad8_ ] u4 +a3 net-_u1-pad1_ /pe u2 +a4 net-_u1-pad2_ /te u3 +a5 [net-_u1-pad7_ ] [/te ] [net-_u1-pad4_ ] u9 +a6 [net-_u1-pad4_ ] [/pe ] [? ] [net-_u1-pad7_ ] u5 +a7 [net-_u1-pad9_ ] [/te ] [net-_u1-pad5_ ] u10 +a8 [net-_u1-pad5_ ] [/pe ] [? ] [net-_u1-pad9_ ] u6 +a9 [net-_u1-pad10_ ] [/te ] [net-_u1-pad6_ ] u11 +a10 [net-_u1-pad6_ ] [/pe ] [? ] [net-_u1-pad10_ ] u7 +a11 [net-_u1-pad16_ ] [/te ] [net-_u1-pad11_ ] u16 +a12 [net-_u1-pad11_ ] [/pe ] [? ] [net-_u1-pad16_ ] u12 +a13 [net-_u1-pad15_ ] [/te ] [net-_u1-pad12_ ] u17 +a14 [net-_u1-pad12_ ] [/pe ] [? ] [net-_u1-pad15_ ] u13 +a15 [net-_u1-pad17_ ] [/te ] [net-_u1-pad13_ ] u18 +a16 [net-_u1-pad13_ ] [/pe ] [? ] [net-_u1-pad17_ ] u14 +a17 [net-_u1-pad18_ ] [/te ] [net-_u1-pad14_ ] u19 +a18 [net-_u1-pad14_ ] [/pe ] [? ] [net-_u1-pad18_ ] u15 +* Schematic Name: tristate_buffer_active_low, NgSpice Name: tristate_buffer_active_low +.model u8 tristate_buffer_active_low(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: buffer_4pin, NgSpice Name: buffer_4pin +.model u4 buffer_4pin(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: d_buffer, NgSpice Name: d_buffer +.model u2 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_buffer, NgSpice Name: d_buffer +.model u3 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: tristate_buffer_active_low, NgSpice Name: tristate_buffer_active_low +.model u9 tristate_buffer_active_low(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: buffer_4pin, NgSpice Name: buffer_4pin +.model u5 buffer_4pin(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: tristate_buffer_active_low, NgSpice Name: tristate_buffer_active_low +.model u10 tristate_buffer_active_low(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: buffer_4pin, NgSpice Name: buffer_4pin +.model u6 buffer_4pin(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: tristate_buffer_active_low, NgSpice Name: tristate_buffer_active_low +.model u11 tristate_buffer_active_low(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: buffer_4pin, NgSpice Name: buffer_4pin +.model u7 buffer_4pin(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: tristate_buffer_active_low, NgSpice Name: tristate_buffer_active_low +.model u16 tristate_buffer_active_low(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: buffer_4pin, NgSpice Name: buffer_4pin +.model u12 buffer_4pin(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: tristate_buffer_active_low, NgSpice Name: tristate_buffer_active_low +.model u17 tristate_buffer_active_low(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: buffer_4pin, NgSpice Name: buffer_4pin +.model u13 buffer_4pin(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: tristate_buffer_active_low, NgSpice Name: tristate_buffer_active_low +.model u18 tristate_buffer_active_low(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: buffer_4pin, NgSpice Name: buffer_4pin +.model u14 buffer_4pin(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: tristate_buffer_active_low, NgSpice Name: tristate_buffer_active_low +.model u19 tristate_buffer_active_low(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Schematic Name: buffer_4pin, NgSpice Name: buffer_4pin +.model u15 buffer_4pin(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 instance_id=1 ) +* Control Statements + +.ends Sn75160b
\ No newline at end of file diff --git a/library/SubcircuitLibrary/Sn75160b/Sn75160b_Previous_Values.xml b/library/SubcircuitLibrary/Sn75160b/Sn75160b_Previous_Values.xml new file mode 100644 index 00000000..41acd581 --- /dev/null +++ b/library/SubcircuitLibrary/Sn75160b/Sn75160b_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis><source /><model><u8 name="type">tristate_buffer_active_low<field1 name="Enter Rise Delay (default=1.0e-9)" /><field2 name="Enter Fall Delay (default=1.0e-9)" /><field3 name="Enter Input Load (default=1.0e-12)" /><field4 name="Enter Instance ID (Between 0-99)" /></u8><u4 name="type">buffer_4pin<field5 name="Enter Rise Delay (default=1.0e-9)" /><field6 name="Enter Fall Delay (default=1.0e-9)" /><field7 name="Enter Input Load (default=1.0e-12)" /><field8 name="Enter Instance ID (Between 0-99)" /></u4><u2 name="type">d_buffer<field9 name="Enter Rise Delay (default=1.0e-9)" /><field10 name="Enter Fall Delay (default=1.0e-9)" /><field11 name="Enter Input Load (default=1.0e-12)" /></u2><u3 name="type">d_buffer<field12 name="Enter Rise Delay (default=1.0e-9)" /><field13 name="Enter Fall Delay (default=1.0e-9)" /><field14 name="Enter Input Load (default=1.0e-12)" /></u3><u9 name="type">tristate_buffer_active_low<field15 name="Enter Rise Delay (default=1.0e-9)" /><field16 name="Enter Fall Delay (default=1.0e-9)" /><field17 name="Enter Input Load (default=1.0e-12)" /><field18 name="Enter Instance ID (Between 0-99)" /></u9><u5 name="type">buffer_4pin<field19 name="Enter Rise Delay (default=1.0e-9)" /><field20 name="Enter Fall Delay (default=1.0e-9)" /><field21 name="Enter Input Load (default=1.0e-12)" /><field22 name="Enter Instance ID (Between 0-99)" /></u5><u10 name="type">tristate_buffer_active_low<field23 name="Enter Rise Delay (default=1.0e-9)" /><field24 name="Enter Fall Delay (default=1.0e-9)" /><field25 name="Enter Input Load (default=1.0e-12)" /><field26 name="Enter Instance ID (Between 0-99)" /></u10><u6 name="type">buffer_4pin<field27 name="Enter Rise Delay (default=1.0e-9)" /><field28 name="Enter Fall Delay (default=1.0e-9)" /><field29 name="Enter Input Load (default=1.0e-12)" /><field30 name="Enter Instance ID (Between 0-99)" /></u6><u11 name="type">tristate_buffer_active_low<field31 name="Enter Rise Delay (default=1.0e-9)" /><field32 name="Enter Fall Delay (default=1.0e-9)" /><field33 name="Enter Input Load (default=1.0e-12)" /><field34 name="Enter Instance ID (Between 0-99)" /></u11><u7 name="type">buffer_4pin<field35 name="Enter Rise Delay (default=1.0e-9)" /><field36 name="Enter Fall Delay (default=1.0e-9)" /><field37 name="Enter Input Load (default=1.0e-12)" /><field38 name="Enter Instance ID (Between 0-99)" /></u7><u16 name="type">tristate_buffer_active_low<field39 name="Enter Rise Delay (default=1.0e-9)" /><field40 name="Enter Fall Delay (default=1.0e-9)" /><field41 name="Enter Input Load (default=1.0e-12)" /><field42 name="Enter Instance ID (Between 0-99)" /></u16><u12 name="type">buffer_4pin<field43 name="Enter Rise Delay (default=1.0e-9)" /><field44 name="Enter Fall Delay (default=1.0e-9)" /><field45 name="Enter Input Load (default=1.0e-12)" /><field46 name="Enter Instance ID (Between 0-99)" /></u12><u17 name="type">tristate_buffer_active_low<field47 name="Enter Rise Delay (default=1.0e-9)" /><field48 name="Enter Fall Delay (default=1.0e-9)" /><field49 name="Enter Input Load (default=1.0e-12)" /><field50 name="Enter Instance ID (Between 0-99)" /></u17><u13 name="type">buffer_4pin<field51 name="Enter Rise Delay (default=1.0e-9)" /><field52 name="Enter Fall Delay (default=1.0e-9)" /><field53 name="Enter Input Load (default=1.0e-12)" /><field54 name="Enter Instance ID (Between 0-99)" /></u13><u18 name="type">tristate_buffer_active_low<field55 name="Enter Rise Delay (default=1.0e-9)" /><field56 name="Enter Fall Delay (default=1.0e-9)" /><field57 name="Enter Input Load (default=1.0e-12)" /><field58 name="Enter Instance ID (Between 0-99)" /></u18><u14 name="type">buffer_4pin<field59 name="Enter Rise Delay (default=1.0e-9)" /><field60 name="Enter Fall Delay (default=1.0e-9)" /><field61 name="Enter Input Load (default=1.0e-12)" /><field62 name="Enter Instance ID (Between 0-99)" /></u14><u19 name="type">tristate_buffer_active_low<field63 name="Enter Rise Delay (default=1.0e-9)" /><field64 name="Enter Fall Delay (default=1.0e-9)" /><field65 name="Enter Input Load (default=1.0e-12)" /><field66 name="Enter Instance ID (Between 0-99)" /></u19><u15 name="type">buffer_4pin<field67 name="Enter Rise Delay (default=1.0e-9)" /><field68 name="Enter Fall Delay (default=1.0e-9)" /><field69 name="Enter Input Load (default=1.0e-12)" /><field70 name="Enter Instance ID (Between 0-99)" /></u15></model><devicemodel /><subcircuit /></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/Sn75160b/analysis b/library/SubcircuitLibrary/Sn75160b/analysis new file mode 100644 index 00000000..ebd5c0a9 --- /dev/null +++ b/library/SubcircuitLibrary/Sn75160b/analysis @@ -0,0 +1 @@ +.tran 0e-00 0e-00 0e-00
\ No newline at end of file diff --git a/library/SubcircuitLibrary/TL431_SUB/PowerDiode.lib b/library/SubcircuitLibrary/TL431_SUB/PowerDiode.lib new file mode 100644 index 00000000..a2f61dce --- /dev/null +++ b/library/SubcircuitLibrary/TL431_SUB/PowerDiode.lib @@ -0,0 +1,20 @@ +.MODEL PowerDiode D( ++ Vj=.75 ++ Nbvl=14.976 ++ Cjo=175p ++ Rs=.25 ++ Isr=1.859n ++ Eg=1.11 ++ M=.5516 ++ Nbv=1.6989 ++ N=1 ++ Tbv1=-21.277u ++ bv=1800 ++ Fc=.5 ++ Ikf=0 ++ Nr=2 ++ Ibv=20.245m ++ Is=2.2E-15 ++ Xti=3 ++ Ibvl=1.9556m +)
\ No newline at end of file diff --git a/library/SubcircuitLibrary/TL431_SUB/ZenerD1N750.lib b/library/SubcircuitLibrary/TL431_SUB/ZenerD1N750.lib new file mode 100644 index 00000000..890c37fe --- /dev/null +++ b/library/SubcircuitLibrary/TL431_SUB/ZenerD1N750.lib @@ -0,0 +1,3 @@ +.model D1N750 D( Is=880.5E-18 Rs=.25 Ikf=0 N=1 Xti=3 Eg=1.11 Cjo=175p M=.5516 ++ Vj=.75 Fc=.5 Isr=1.859n Nr=2 Bv=8.1 Ibv=20.245m Nbv=1.6989 Ibvl=1.9556m ++ Nbvl=14.976 Tbv1=-21.277u) diff --git a/library/SubcircuitLibrary/TL431_SUB/tl431_sub-cache.lib b/library/SubcircuitLibrary/TL431_SUB/tl431_sub-cache.lib new file mode 100644 index 00000000..155677e6 --- /dev/null +++ b/library/SubcircuitLibrary/TL431_SUB/tl431_sub-cache.lib @@ -0,0 +1,147 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 P +X ~ 2 250 0 100 L 30 30 2 1 P +X ~ 3 250 0 100 L 30 30 3 1 P +X ~ 4 250 0 100 L 30 30 4 1 P +X ~ 5 250 0 100 L 30 30 5 1 P +X ~ 6 250 0 100 L 30 30 6 1 P +X ~ 7 250 0 100 L 30 30 7 1 P +X ~ 8 250 0 100 L 30 30 8 1 P +X ~ 9 250 0 100 L 30 30 9 1 P +X ~ 10 250 0 100 L 30 30 10 1 P +X ~ 11 250 0 100 L 30 30 11 1 P +X ~ 12 250 0 100 L 30 30 12 1 P +X ~ 13 250 0 100 L 30 30 13 1 P +X ~ 14 250 0 100 L 30 30 14 1 P +X ~ 15 250 0 100 L 30 30 15 1 P +X ~ 16 250 0 100 L 30 30 16 1 P +X ~ 17 250 0 100 L 30 30 17 1 P +X ~ 18 250 0 100 L 30 30 18 1 P +X ~ 19 250 0 100 L 30 30 19 1 P +X ~ 20 250 0 100 L 30 30 20 1 P +X ~ 21 250 0 100 L 30 30 21 1 P +X ~ 22 250 0 100 L 30 30 22 1 P +X ~ 23 250 0 100 L 30 30 23 1 P +X ~ 24 250 0 100 L 30 30 24 1 P +X ~ 25 250 0 100 L 30 30 25 1 P +X ~ 26 250 0 100 L 30 30 26 1 P +ENDDRAW +ENDDEF +# +# eSim_CP1 +# +DEF eSim_CP1 C 0 10 N N 1 F N +F0 "C" 25 100 50 H V L CNN +F1 "eSim_CP1" 25 -100 50 H V L CNN +F2 "" 0 0 50 H I C CNN +F3 "" 0 0 50 H I C CNN +ALIAS capacitor_polarised +$FPLIST + CP_* +$ENDFPLIST +DRAW +A 0 -150 128 1287 513 0 1 20 N -80 -50 80 -50 +P 2 0 1 20 -80 30 80 30 N +P 2 0 1 0 -70 90 -30 90 N +P 2 0 1 0 -50 70 -50 110 N +X ~ 1 0 150 110 D 50 50 1 1 P +X ~ 2 0 -150 130 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# eSim_Diode +# +DEF eSim_Diode D 0 40 N N 1 F N +F0 "D" 0 100 50 H V C CNN +F1 "eSim_Diode" 0 -100 50 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +$FPLIST + TO-???* + *SingleDiode + *_Diode_* + *SingleDiode* + D_* +$ENDFPLIST +DRAW +T 0 -100 50 60 0 0 0 A Normal 0 C C +T 0 100 50 60 0 0 0 K Normal 0 C C +P 2 0 1 6 50 50 50 -50 N +P 3 0 1 0 -50 50 50 0 -50 -50 F +X A 1 -150 0 100 R 40 40 1 1 P +X K 2 150 0 100 L 40 40 1 1 P +ENDDRAW +ENDDEF +# +# eSim_NPN +# +DEF eSim_NPN Q 0 0 Y N 1 F N +F0 "Q" -100 50 50 H V R CNN +F1 "eSim_NPN" -50 150 50 H V R CNN +F2 "" 200 100 29 H V C CNN +F3 "" 0 0 60 H V C CNN +ALIAS BC547 Q2N2222 +DRAW +C 50 0 111 0 1 10 N +P 2 0 1 0 25 25 100 100 N +P 3 0 1 0 25 -25 100 -100 100 -100 N +P 3 0 1 20 25 75 25 -75 25 -75 N +P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F +X C 1 100 200 100 D 50 50 1 1 P +X B 2 -200 0 225 R 50 50 1 1 P +X E 3 100 -200 100 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# eSim_PNP +# +DEF eSim_PNP Q 0 0 Y N 1 F N +F0 "Q" -100 50 50 H V R CNN +F1 "eSim_PNP" -50 150 50 H V R CNN +F2 "" 200 100 29 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +C 50 0 111 0 1 10 N +P 2 0 1 0 25 25 100 100 N +P 3 0 1 0 25 -25 100 -100 100 -100 N +P 3 0 1 20 25 75 25 -75 25 -75 N +P 5 0 1 0 90 -70 70 -90 50 -50 90 -70 90 -70 F +X C 1 100 200 100 D 50 50 1 1 P +X B 2 -200 0 225 R 50 50 1 1 P +X E 3 100 -200 100 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# eSim_R +# +DEF eSim_R R 0 0 N Y 1 F N +F0 "R" 50 130 50 H V C CNN +F1 "eSim_R" 50 -50 50 H V C CNN +F2 "" 50 -20 30 H V C CNN +F3 "" 50 50 30 V V C CNN +ALIAS resistor +$FPLIST + R_* + Resistor_* +$ENDFPLIST +DRAW +S 150 10 -50 90 0 1 10 N +X ~ 1 -100 50 50 R 60 60 1 1 P +X ~ 2 200 50 50 L 60 60 1 1 P +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/TL431_SUB/tl431_sub.cir b/library/SubcircuitLibrary/TL431_SUB/tl431_sub.cir new file mode 100644 index 00000000..d4a3caa4 --- /dev/null +++ b/library/SubcircuitLibrary/TL431_SUB/tl431_sub.cir @@ -0,0 +1,36 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\tl431_sub\tl431_sub.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 03/29/25 21:28:50 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +Q2 Net-_Q2-Pad1_ Net-_Q2-Pad1_ /Anode eSim_NPN +Q4 Net-_C1-Pad2_ Net-_Q2-Pad1_ Net-_Q4-Pad3_ eSim_NPN +Q9 Net-_C2-Pad2_ Net-_Q9-Pad2_ /Anode eSim_NPN +Q6 Net-_C1-Pad1_ Net-_C1-Pad2_ /Anode eSim_NPN +R1 Net-_R1-Pad1_ Net-_Q2-Pad1_ 2.4k +R3 Net-_R1-Pad1_ Net-_C1-Pad2_ 7.2k +R4 Net-_Q4-Pad3_ /Anode 800 +R7 Net-_Q9-Pad2_ Net-_Q2-Pad1_ 1k +R6 Net-_Q5-Pad3_ Net-_C1-Pad1_ 4k +C1 Net-_C1-Pad1_ Net-_C1-Pad2_ 20p +Q5 Net-_Q5-Pad1_ Net-_Q1-Pad3_ Net-_Q5-Pad3_ eSim_NPN +R2 Net-_Q1-Pad3_ Net-_R1-Pad1_ 3.28k +Q1 /Cathode /Ref Net-_Q1-Pad3_ eSim_NPN +Q3 Net-_C2-Pad2_ Net-_C2-Pad2_ /Ref eSim_NPN +Q7 Net-_Q5-Pad1_ Net-_Q5-Pad1_ Net-_Q7-Pad3_ eSim_PNP +Q8 Net-_C2-Pad2_ Net-_Q5-Pad1_ Net-_Q8-Pad3_ eSim_PNP +R5 /Cathode Net-_Q7-Pad3_ 800 +R8 /Cathode Net-_Q8-Pad3_ 800 +D1 /Anode Net-_C2-Pad2_ eSim_Diode +C2 /Cathode Net-_C2-Pad2_ 20p +Q10 /Cathode Net-_C2-Pad2_ Net-_Q10-Pad3_ eSim_NPN +R9 Net-_Q10-Pad3_ Net-_Q11-Pad2_ 150 +Q11 /Cathode Net-_Q11-Pad2_ /Anode eSim_NPN +R10 /Anode Net-_Q11-Pad2_ 10k +D2 /Anode /Cathode eSim_Diode +U1 /Cathode /Ref /Anode PORT + +.end diff --git a/library/SubcircuitLibrary/TL431_SUB/tl431_sub.cir.out b/library/SubcircuitLibrary/TL431_SUB/tl431_sub.cir.out new file mode 100644 index 00000000..40fed526 --- /dev/null +++ b/library/SubcircuitLibrary/TL431_SUB/tl431_sub.cir.out @@ -0,0 +1,40 @@ +* c:\fossee\esim\library\subcircuitlibrary\tl431_sub\tl431_sub.cir + +.include PNP.lib +.include NPN.lib +.include D.lib +q2 net-_q2-pad1_ net-_q2-pad1_ /anode Q2N2222 +q4 net-_c1-pad2_ net-_q2-pad1_ net-_q4-pad3_ Q2N2222 +q9 net-_c2-pad2_ net-_q9-pad2_ /anode Q2N2222 +q6 net-_c1-pad1_ net-_c1-pad2_ /anode Q2N2222 +r1 net-_r1-pad1_ net-_q2-pad1_ 2.4k +r3 net-_r1-pad1_ net-_c1-pad2_ 7.2k +r4 net-_q4-pad3_ /anode 800 +r7 net-_q9-pad2_ net-_q2-pad1_ 1k +r6 net-_q5-pad3_ net-_c1-pad1_ 4k +c1 net-_c1-pad1_ net-_c1-pad2_ 20p +q5 net-_q5-pad1_ net-_q1-pad3_ net-_q5-pad3_ Q2N2222 +r2 net-_q1-pad3_ net-_r1-pad1_ 3.28k +q1 /cathode /ref net-_q1-pad3_ Q2N2222 +q3 net-_c2-pad2_ net-_c2-pad2_ /ref Q2N2222 +q7 net-_q5-pad1_ net-_q5-pad1_ net-_q7-pad3_ Q2N2907A +q8 net-_c2-pad2_ net-_q5-pad1_ net-_q8-pad3_ Q2N2907A +r5 /cathode net-_q7-pad3_ 800 +r8 /cathode net-_q8-pad3_ 800 +d1 /anode net-_c2-pad2_ 1N4148 +c2 /cathode net-_c2-pad2_ 20p +q10 /cathode net-_c2-pad2_ net-_q10-pad3_ Q2N2222 +r9 net-_q10-pad3_ net-_q11-pad2_ 150 +q11 /cathode net-_q11-pad2_ /anode Q2N2222 +r10 /anode net-_q11-pad2_ 10k +d2 /anode /cathode 1N4148 +* u1 /cathode /ref /anode port +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/TL431_SUB/tl431_sub.pro b/library/SubcircuitLibrary/TL431_SUB/tl431_sub.pro new file mode 100644 index 00000000..e27a398b --- /dev/null +++ b/library/SubcircuitLibrary/TL431_SUB/tl431_sub.pro @@ -0,0 +1,73 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts diff --git a/library/SubcircuitLibrary/TL431_SUB/tl431_sub.sch b/library/SubcircuitLibrary/TL431_SUB/tl431_sub.sch new file mode 100644 index 00000000..9c921954 --- /dev/null +++ b/library/SubcircuitLibrary/TL431_SUB/tl431_sub.sch @@ -0,0 +1,519 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:tl431_sub-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L eSim_NPN Q2 +U 1 1 67E78EB3 +P 3500 5250 +F 0 "Q2" H 3400 5300 50 0000 R CNN +F 1 "eSim_NPN" H 3450 5400 50 0000 R CNN +F 2 "" H 3700 5350 29 0000 C CNN +F 3 "" H 3500 5250 60 0000 C CNN + 1 3500 5250 + -1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q4 +U 1 1 67E78EB4 +P 4850 5250 +F 0 "Q4" H 4750 5300 50 0000 R CNN +F 1 "eSim_NPN" H 4800 5400 50 0000 R CNN +F 2 "" H 5050 5350 29 0000 C CNN +F 3 "" H 4850 5250 60 0000 C CNN + 1 4850 5250 + 1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q9 +U 1 1 67E78EB5 +P 7200 5650 +F 0 "Q9" H 7100 5700 50 0000 R CNN +F 1 "eSim_NPN" H 7150 5800 50 0000 R CNN +F 2 "" H 7400 5750 29 0000 C CNN +F 3 "" H 7200 5650 60 0000 C CNN + 1 7200 5650 + 1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q6 +U 1 1 67E78EB6 +P 6000 4900 +F 0 "Q6" H 5900 4950 50 0000 R CNN +F 1 "eSim_NPN" H 5950 5050 50 0000 R CNN +F 2 "" H 6200 5000 29 0000 C CNN +F 3 "" H 6000 4900 60 0000 C CNN + 1 6000 4900 + 1 0 0 -1 +$EndComp +$Comp +L resistor R1 +U 1 1 67E78EB7 +P 3450 4550 +F 0 "R1" H 3500 4680 50 0000 C CNN +F 1 "2.4k" H 3500 4500 50 0000 C CNN +F 2 "" H 3500 4530 30 0000 C CNN +F 3 "" V 3500 4600 30 0000 C CNN + 1 3450 4550 + 0 -1 1 0 +$EndComp +$Comp +L resistor R3 +U 1 1 67E78EB8 +P 5000 4550 +F 0 "R3" H 5050 4680 50 0000 C CNN +F 1 "7.2k" H 5050 4500 50 0000 C CNN +F 2 "" H 5050 4530 30 0000 C CNN +F 3 "" V 5050 4600 30 0000 C CNN + 1 5000 4550 + 0 -1 1 0 +$EndComp +$Comp +L resistor R4 +U 1 1 67E78EB9 +P 5000 5900 +F 0 "R4" H 5050 6030 50 0000 C CNN +F 1 "800" H 5050 5850 50 0000 C CNN +F 2 "" H 5050 5880 30 0000 C CNN +F 3 "" V 5050 5950 30 0000 C CNN + 1 5000 5900 + 0 -1 1 0 +$EndComp +$Comp +L resistor R7 +U 1 1 67E78EBA +P 6550 5700 +F 0 "R7" H 6600 5830 50 0000 C CNN +F 1 "1k" H 6600 5650 50 0000 C CNN +F 2 "" H 6600 5680 30 0000 C CNN +F 3 "" V 6600 5750 30 0000 C CNN + 1 6550 5700 + -1 0 0 -1 +$EndComp +Wire Wire Line + 3400 4750 3400 5050 +Wire Wire Line + 4950 4750 4950 5050 +Wire Wire Line + 3700 5250 4650 5250 +Wire Wire Line + 4950 5450 4950 5800 +Wire Wire Line + 6650 5650 7000 5650 +Wire Wire Line + 3400 4900 4000 4900 +Wire Wire Line + 4000 4900 4000 5250 +Connection ~ 4000 5250 +Connection ~ 3400 4900 +Wire Wire Line + 4300 5650 4300 5250 +Connection ~ 4300 5250 +Wire Wire Line + 3400 4450 3400 4200 +Wire Wire Line + 3400 4200 4950 4200 +Wire Wire Line + 4950 4200 4950 4450 +Wire Wire Line + 4950 4900 5800 4900 +Connection ~ 4950 4900 +$Comp +L resistor R6 +U 1 1 67E78EBB +P 6150 4300 +F 0 "R6" H 6200 4430 50 0000 C CNN +F 1 "4k" H 6200 4250 50 0000 C CNN +F 2 "" H 6200 4280 30 0000 C CNN +F 3 "" V 6200 4350 30 0000 C CNN + 1 6150 4300 + 0 -1 1 0 +$EndComp +Wire Wire Line + 6100 4500 6100 4700 +$Comp +L capacitor_polarised C1 +U 1 1 67E78EBC +P 5450 4700 +F 0 "C1" H 5475 4800 50 0000 L CNN +F 1 "20p" H 5475 4600 50 0000 L CNN +F 2 "" H 5450 4700 50 0001 C CNN +F 3 "" H 5450 4700 50 0001 C CNN + 1 5450 4700 + -1 0 0 -1 +$EndComp +Wire Wire Line + 5450 4550 6100 4550 +Connection ~ 6100 4550 +Wire Wire Line + 5450 4850 5450 4900 +Connection ~ 5450 4900 +$Comp +L eSim_NPN Q5 +U 1 1 67E78EBD +P 6000 3800 +F 0 "Q5" H 5900 3850 50 0000 R CNN +F 1 "eSim_NPN" H 5950 3950 50 0000 R CNN +F 2 "" H 6200 3900 29 0000 C CNN +F 3 "" H 6000 3800 60 0000 C CNN + 1 6000 3800 + 1 0 0 -1 +$EndComp +Wire Wire Line + 6100 4200 6100 4000 +$Comp +L resistor R2 +U 1 1 67E78EBE +P 4100 3950 +F 0 "R2" H 4150 4080 50 0000 C CNN +F 1 "3.28k" H 4150 3900 50 0000 C CNN +F 2 "" H 4150 3930 30 0000 C CNN +F 3 "" V 4150 4000 30 0000 C CNN + 1 4100 3950 + 0 1 1 0 +$EndComp +Wire Wire Line + 4150 4150 4150 4200 +Connection ~ 4150 4200 +$Comp +L eSim_NPN Q1 +U 1 1 67E78EBF +P 3500 3000 +F 0 "Q1" H 3400 3050 50 0000 R CNN +F 1 "eSim_NPN" H 3450 3150 50 0000 R CNN +F 2 "" H 3700 3100 29 0000 C CNN +F 3 "" H 3500 3000 60 0000 C CNN + 1 3500 3000 + 1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q3 +U 1 1 67E78EC0 +P 4450 3100 +F 0 "Q3" H 4350 3150 50 0000 R CNN +F 1 "eSim_NPN" H 4400 3250 50 0000 R CNN +F 2 "" H 4650 3200 29 0000 C CNN +F 3 "" H 4450 3100 60 0000 C CNN + 1 4450 3100 + 0 1 1 0 +$EndComp +$Comp +L eSim_PNP Q7 +U 1 1 67E78EC1 +P 6200 2650 +F 0 "Q7" H 6100 2700 50 0000 R CNN +F 1 "eSim_PNP" H 6150 2800 50 0000 R CNN +F 2 "" H 6400 2750 29 0000 C CNN +F 3 "" H 6200 2650 60 0000 C CNN + 1 6200 2650 + -1 0 0 1 +$EndComp +$Comp +L eSim_PNP Q8 +U 1 1 67E78EC2 +P 7200 2650 +F 0 "Q8" H 7100 2700 50 0000 R CNN +F 1 "eSim_PNP" H 7150 2800 50 0000 R CNN +F 2 "" H 7400 2750 29 0000 C CNN +F 3 "" H 7200 2650 60 0000 C CNN + 1 7200 2650 + 1 0 0 1 +$EndComp +$Comp +L resistor R5 +U 1 1 67E78EC3 +P 6050 2050 +F 0 "R5" H 6100 2180 50 0000 C CNN +F 1 "800" H 6100 2000 50 0000 C CNN +F 2 "" H 6100 2030 30 0000 C CNN +F 3 "" V 6100 2100 30 0000 C CNN + 1 6050 2050 + 0 1 1 0 +$EndComp +$Comp +L resistor R8 +U 1 1 67E78EC4 +P 7250 2100 +F 0 "R8" H 7300 2230 50 0000 C CNN +F 1 "800" H 7300 2050 50 0000 C CNN +F 2 "" H 7300 2080 30 0000 C CNN +F 3 "" V 7300 2150 30 0000 C CNN + 1 7250 2100 + 0 1 1 0 +$EndComp +Wire Wire Line + 3600 3200 3600 3800 +Wire Wire Line + 6100 2450 6100 2250 +Wire Wire Line + 7300 2450 7300 2300 +Wire Wire Line + 6100 2850 6100 3600 +Wire Wire Line + 6400 2650 7000 2650 +Wire Wire Line + 6700 2650 6700 2950 +Wire Wire Line + 6700 2950 6100 2950 +Connection ~ 6100 2950 +Connection ~ 6700 2650 +Wire Wire Line + 7300 2850 7300 5450 +Wire Wire Line + 4650 3200 7300 3200 +Connection ~ 7300 3200 +Wire Wire Line + 4450 2900 4450 2600 +Wire Wire Line + 4450 2600 5050 2600 +Wire Wire Line + 5050 2600 5050 3200 +Connection ~ 5050 3200 +$Comp +L eSim_Diode D1 +U 1 1 67E78EC5 +P 7600 4400 +F 0 "D1" H 7600 4500 50 0000 C CNN +F 1 "eSim_Diode" H 7600 4300 50 0000 C CNN +F 2 "" H 7600 4400 60 0000 C CNN +F 3 "" H 7600 4400 60 0000 C CNN + 1 7600 4400 + 0 1 -1 0 +$EndComp +$Comp +L capacitor_polarised C2 +U 1 1 67E78EC6 +P 7700 2500 +F 0 "C2" H 7725 2600 50 0000 L CNN +F 1 "20p" H 7725 2400 50 0000 L CNN +F 2 "" H 7700 2500 50 0001 C CNN +F 3 "" H 7700 2500 50 0001 C CNN + 1 7700 2500 + 1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q10 +U 1 1 67E78EC7 +P 8400 3600 +F 0 "Q10" H 8300 3650 50 0000 R CNN +F 1 "eSim_NPN" H 8350 3750 50 0000 R CNN +F 2 "" H 8600 3700 29 0000 C CNN +F 3 "" H 8400 3600 60 0000 C CNN + 1 8400 3600 + 1 0 0 -1 +$EndComp +$Comp +L resistor R9 +U 1 1 67E78EC8 +P 8850 3850 +F 0 "R9" H 8900 3980 50 0000 C CNN +F 1 "150" H 8900 3800 50 0000 C CNN +F 2 "" H 8900 3830 30 0000 C CNN +F 3 "" V 8900 3900 30 0000 C CNN + 1 8850 3850 + 1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q11 +U 1 1 67E78EC9 +P 9600 3800 +F 0 "Q11" H 9500 3850 50 0000 R CNN +F 1 "eSim_NPN" H 9550 3950 50 0000 R CNN +F 2 "" H 9800 3900 29 0000 C CNN +F 3 "" H 9600 3800 60 0000 C CNN + 1 9600 3800 + 1 0 0 -1 +$EndComp +$Comp +L resistor R10 +U 1 1 67E78ECA +P 9200 4300 +F 0 "R10" H 9250 4430 50 0000 C CNN +F 1 "10k" H 9250 4250 50 0000 C CNN +F 2 "" H 9250 4280 30 0000 C CNN +F 3 "" V 9250 4350 30 0000 C CNN + 1 9200 4300 + 0 1 -1 0 +$EndComp +$Comp +L eSim_Diode D2 +U 1 1 67E78ECB +P 10100 4350 +F 0 "D2" H 10100 4450 50 0000 C CNN +F 1 "eSim_Diode" H 10100 4250 50 0000 C CNN +F 2 "" H 10100 4350 60 0000 C CNN +F 3 "" H 10100 4350 60 0000 C CNN + 1 10100 4350 + 0 1 -1 0 +$EndComp +Wire Wire Line + 7300 3600 8200 3600 +Connection ~ 7300 3600 +Wire Wire Line + 7700 2650 7700 3600 +Connection ~ 7700 3600 +Wire Wire Line + 7600 4250 7600 3600 +Connection ~ 7600 3600 +Wire Wire Line + 6350 5650 4300 5650 +Wire Wire Line + 8500 3800 8750 3800 +Wire Wire Line + 9050 3800 9400 3800 +Wire Wire Line + 9250 4100 9250 3800 +Connection ~ 9250 3800 +Wire Wire Line + 10100 6200 10100 4500 +Wire Wire Line + 2650 6200 10100 6200 +Wire Wire Line + 3400 5450 3400 6200 +Connection ~ 3400 6200 +Wire Wire Line + 4950 6100 4950 6200 +Connection ~ 4950 6200 +Wire Wire Line + 7300 5850 7300 6200 +Connection ~ 7300 6200 +Wire Wire Line + 7600 4550 7600 6200 +Connection ~ 7600 6200 +Wire Wire Line + 9700 4000 9700 6200 +Connection ~ 9700 6200 +Wire Wire Line + 9250 4400 9250 4550 +Wire Wire Line + 9250 4550 9700 4550 +Connection ~ 9700 4550 +Wire Wire Line + 9700 1800 9700 3600 +Wire Wire Line + 2200 1800 10100 1800 +Wire Wire Line + 3600 2800 3600 1800 +Connection ~ 3600 1800 +Wire Wire Line + 6100 1950 6100 1800 +Connection ~ 6100 1800 +Wire Wire Line + 7300 2000 7300 1800 +Connection ~ 7300 1800 +Wire Wire Line + 7700 2350 7700 1800 +Connection ~ 7700 1800 +Wire Wire Line + 8500 3400 8500 1800 +Connection ~ 8500 1800 +Wire Wire Line + 10100 1800 10100 4200 +Connection ~ 9700 1800 +Wire Wire Line + 3600 3800 5800 3800 +Wire Wire Line + 4150 3850 4150 3800 +Connection ~ 4150 3800 +Wire Wire Line + 6100 5100 6100 6200 +Connection ~ 6100 6200 +$Comp +L PORT U1 +U 1 1 67E78ECC +P 1950 1800 +F 0 "U1" H 2000 1900 30 0000 C CNN +F 1 "PORT" H 1950 1800 30 0000 C CNN +F 2 "" H 1950 1800 60 0000 C CNN +F 3 "" H 1950 1800 60 0000 C CNN + 1 1950 1800 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 67E78ECD +P 2400 3000 +F 0 "U1" H 2450 3100 30 0000 C CNN +F 1 "PORT" H 2400 3000 30 0000 C CNN +F 2 "" H 2400 3000 60 0000 C CNN +F 3 "" H 2400 3000 60 0000 C CNN + 2 2400 3000 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 67E78ECE +P 2400 6200 +F 0 "U1" H 2450 6300 30 0000 C CNN +F 1 "PORT" H 2400 6200 30 0000 C CNN +F 2 "" H 2400 6200 60 0000 C CNN +F 3 "" H 2400 6200 60 0000 C CNN + 3 2400 6200 + 1 0 0 -1 +$EndComp +Wire Wire Line + 2650 3000 3300 3000 +Wire Wire Line + 4250 3200 2975 3200 +Wire Wire Line + 2975 3200 2975 3000 +Connection ~ 2975 3000 +Text Label 2330 1800 0 60 ~ 0 +Cathode +Text Label 2710 3000 0 60 ~ 0 +Ref +Text Label 2850 6200 0 60 ~ 0 +Anode +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/TL431_SUB/tl431_sub.sub b/library/SubcircuitLibrary/TL431_SUB/tl431_sub.sub new file mode 100644 index 00000000..f26748b7 --- /dev/null +++ b/library/SubcircuitLibrary/TL431_SUB/tl431_sub.sub @@ -0,0 +1,34 @@ +* Subcircuit tl431_sub +.subckt tl431_sub /cathode /ref /anode +* c:\fossee\esim\library\subcircuitlibrary\tl431_sub\tl431_sub.cir +.include PNP.lib +.include NPN.lib +.include D.lib +q2 net-_q2-pad1_ net-_q2-pad1_ /anode Q2N2222 +q4 net-_c1-pad2_ net-_q2-pad1_ net-_q4-pad3_ Q2N2222 +q9 net-_c2-pad2_ net-_q9-pad2_ /anode Q2N2222 +q6 net-_c1-pad1_ net-_c1-pad2_ /anode Q2N2222 +r1 net-_r1-pad1_ net-_q2-pad1_ 2.4k +r3 net-_r1-pad1_ net-_c1-pad2_ 7.2k +r4 net-_q4-pad3_ /anode 800 +r7 net-_q9-pad2_ net-_q2-pad1_ 1k +r6 net-_q5-pad3_ net-_c1-pad1_ 4k +c1 net-_c1-pad1_ net-_c1-pad2_ 20p +q5 net-_q5-pad1_ net-_q1-pad3_ net-_q5-pad3_ Q2N2222 +r2 net-_q1-pad3_ net-_r1-pad1_ 3.28k +q1 /cathode /ref net-_q1-pad3_ Q2N2222 +q3 net-_c2-pad2_ net-_c2-pad2_ /ref Q2N2222 +q7 net-_q5-pad1_ net-_q5-pad1_ net-_q7-pad3_ Q2N2907A +q8 net-_c2-pad2_ net-_q5-pad1_ net-_q8-pad3_ Q2N2907A +r5 /cathode net-_q7-pad3_ 800 +r8 /cathode net-_q8-pad3_ 800 +d1 /anode net-_c2-pad2_ 1N4148 +c2 /cathode net-_c2-pad2_ 20p +q10 /cathode net-_c2-pad2_ net-_q10-pad3_ Q2N2222 +r9 net-_q10-pad3_ net-_q11-pad2_ 150 +q11 /cathode net-_q11-pad2_ /anode Q2N2222 +r10 /anode net-_q11-pad2_ 10k +d2 /anode /cathode 1N4148 +* Control Statements + +.ends tl431_sub
\ No newline at end of file diff --git a/library/SubcircuitLibrary/TL431_SUB/tl431_sub_Previous_Values.xml b/library/SubcircuitLibrary/TL431_SUB/tl431_sub_Previous_Values.xml new file mode 100644 index 00000000..4de18244 --- /dev/null +++ b/library/SubcircuitLibrary/TL431_SUB/tl431_sub_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model /><devicemodel><q2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q2><q4><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q4><q9><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q9><q6><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q6><q5><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q5><q1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q1><q3><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q3><q7><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q7><q8><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q8><d1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d1><q10><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q10><q11><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q11><d2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d2></devicemodel><subcircuit /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/ULN2004/D.lib b/library/SubcircuitLibrary/ULN2004/D.lib new file mode 100644 index 00000000..f53bf3e0 --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/D.lib @@ -0,0 +1,2 @@ +.model 1N4148 D(is=2.495E-09 rs=4.755E-01 n=1.679E+00 tt=3.030E-09 cjo=1.700E-12 vj=1 m=1.959E-01 bv=1.000E+02 ibv=1.000E-04) + diff --git a/library/SubcircuitLibrary/ULN2004/NPN.lib b/library/SubcircuitLibrary/ULN2004/NPN.lib new file mode 100644 index 00000000..be5f3073 --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/NPN.lib @@ -0,0 +1,4 @@ +.model Q2N2222 NPN( Is=14.34f Xti=3 Eg=1.11 Vaf=74.03 Bf=400 Ne=1.307 ++ Ise=14.34f Ikf=0.2847 Xtb=1.5 Br=6.092 Nc=2 Isc=0 Ikr=0 Rc=1 Cjc=7.306p ++ Mjc=0.3416 Vjc=0.75 Fc=0.5 Cje=22.01p Mje=0.377 Vje=0.75 Tr=46.91n Tf=411.1p ++ Itf=0.6 Vtf=1.7 Xtf=3 Rb=10) diff --git a/library/SubcircuitLibrary/ULN2004/ULN2004-cache.lib b/library/SubcircuitLibrary/ULN2004/ULN2004-cache.lib new file mode 100644 index 00000000..2f85177a --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/ULN2004-cache.lib @@ -0,0 +1,154 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 P +X ~ 2 250 0 100 L 30 30 2 1 P +X ~ 3 250 0 100 L 30 30 3 1 P +X ~ 4 250 0 100 L 30 30 4 1 P +X ~ 5 250 0 100 L 30 30 5 1 P +X ~ 6 250 0 100 L 30 30 6 1 P +X ~ 7 250 0 100 L 30 30 7 1 P +X ~ 8 250 0 100 L 30 30 8 1 P +X ~ 9 250 0 100 L 30 30 9 1 P +X ~ 10 250 0 100 L 30 30 10 1 P +X ~ 11 250 0 100 L 30 30 11 1 P +X ~ 12 250 0 100 L 30 30 12 1 P +X ~ 13 250 0 100 L 30 30 13 1 P +X ~ 14 250 0 100 L 30 30 14 1 P +X ~ 15 250 0 100 L 30 30 15 1 P +X ~ 16 250 0 100 L 30 30 16 1 P +X ~ 17 250 0 100 L 30 30 17 1 P +X ~ 18 250 0 100 L 30 30 18 1 P +X ~ 19 250 0 100 L 30 30 19 1 P +X ~ 20 250 0 100 L 30 30 20 1 P +X ~ 21 250 0 100 L 30 30 21 1 P +X ~ 22 250 0 100 L 30 30 22 1 P +X ~ 23 250 0 100 L 30 30 23 1 P +X ~ 24 250 0 100 L 30 30 24 1 P +X ~ 25 250 0 100 L 30 30 25 1 P +X ~ 26 250 0 100 L 30 30 26 1 P +ENDDRAW +ENDDEF +# +# PWR_FLAG +# +DEF PWR_FLAG #FLG 0 0 N N 1 F P +F0 "#FLG" 0 75 50 H I C CNN +F1 "PWR_FLAG" 0 150 50 H V C CNN +F2 "" 0 0 50 H I C CNN +F3 "" 0 0 50 H I C CNN +DRAW +X pwr 1 0 0 0 U 50 50 0 0 w +P 6 0 1 0 0 0 0 50 -40 75 0 100 40 75 0 50 N +ENDDRAW +ENDDEF +# +# eSim_CP1 +# +DEF eSim_CP1 C 0 10 N N 1 F N +F0 "C" 25 100 50 H V L CNN +F1 "eSim_CP1" 25 -100 50 H V L CNN +F2 "" 0 0 50 H I C CNN +F3 "" 0 0 50 H I C CNN +ALIAS capacitor_polarised +$FPLIST + CP_* +$ENDFPLIST +DRAW +A 0 -150 128 1287 513 0 1 20 N -80 -50 80 -50 +P 2 0 1 20 -80 30 80 30 N +P 2 0 1 0 -70 90 -30 90 N +P 2 0 1 0 -50 70 -50 110 N +X ~ 1 0 150 110 D 50 50 1 1 P +X ~ 2 0 -150 130 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# eSim_Diode +# +DEF eSim_Diode D 0 40 N N 1 F N +F0 "D" 0 100 50 H V C CNN +F1 "eSim_Diode" 0 -100 50 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +$FPLIST + TO-???* + *SingleDiode + *_Diode_* + *SingleDiode* + D_* +$ENDFPLIST +DRAW +T 0 -100 50 60 0 0 0 A Normal 0 C C +T 0 100 50 60 0 0 0 K Normal 0 C C +P 2 0 1 6 50 50 50 -50 N +P 3 0 1 0 -50 50 50 0 -50 -50 F +X A 1 -150 0 100 R 40 40 1 1 P +X K 2 150 0 100 L 40 40 1 1 P +ENDDRAW +ENDDEF +# +# eSim_GND +# +DEF eSim_GND #PWR 0 0 Y Y 1 F P +F0 "#PWR" 0 -250 50 H I C CNN +F1 "eSim_GND" 0 -150 50 H V C CNN +F2 "" 0 0 50 H I C CNN +F3 "" 0 0 50 H I C CNN +DRAW +P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N +X GND 1 0 0 0 D 50 50 1 1 W N +ENDDRAW +ENDDEF +# +# eSim_NPN +# +DEF eSim_NPN Q 0 0 Y N 1 F N +F0 "Q" -100 50 50 H V R CNN +F1 "eSim_NPN" -50 150 50 H V R CNN +F2 "" 200 100 29 H V C CNN +F3 "" 0 0 60 H V C CNN +ALIAS BC547 Q2N2222 +DRAW +C 50 0 111 0 1 10 N +P 2 0 1 0 25 25 100 100 N +P 3 0 1 0 25 -25 100 -100 100 -100 N +P 3 0 1 20 25 75 25 -75 25 -75 N +P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F +X C 1 100 200 100 D 50 50 1 1 P +X B 2 -200 0 225 R 50 50 1 1 P +X E 3 100 -200 100 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# eSim_R +# +DEF eSim_R R 0 0 N Y 1 F N +F0 "R" 50 130 50 H V C CNN +F1 "eSim_R" 50 -50 50 H V C CNN +F2 "" 50 -20 30 H V C CNN +F3 "" 50 50 30 V V C CNN +ALIAS resistor +$FPLIST + R_* + Resistor_* +$ENDFPLIST +DRAW +S 150 10 -50 90 0 1 10 N +X ~ 1 -100 50 50 R 60 60 1 1 P +X ~ 2 200 50 50 L 60 60 1 1 P +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/ULN2004/ULN2004.cir b/library/SubcircuitLibrary/ULN2004/ULN2004.cir new file mode 100644 index 00000000..4fd8880f --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/ULN2004.cir @@ -0,0 +1,20 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\ULN2004\ULN2004.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 05/24/25 08:54:57 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +Q1 /COM Net-_Q1-Pad2_ Net-_Q1-Pad3_ eSim_NPN +Q2 /COM Net-_Q1-Pad3_ GND eSim_NPN +R3 Net-_Q1-Pad3_ GND 3k +R2 Net-_Q1-Pad2_ Net-_Q1-Pad3_ 7.2k +D2 /COM /COM eSim_Diode +D3 GND /COM eSim_Diode +D1 GND Net-_D1-Pad2_ eSim_Diode +C1 /COM GND 15p +R1 Net-_D1-Pad2_ Net-_Q1-Pad2_ 10.5k +U1 Net-_D1-Pad2_ /COM /COM PORT + +.end diff --git a/library/SubcircuitLibrary/ULN2004/ULN2004.cir.out b/library/SubcircuitLibrary/ULN2004/ULN2004.cir.out new file mode 100644 index 00000000..addfb4e7 --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/ULN2004.cir.out @@ -0,0 +1,23 @@ +* c:\fossee\esim\library\subcircuitlibrary\uln2004\uln2004.cir + +.include D.lib +.include NPN.lib +q1 /com net-_q1-pad2_ net-_q1-pad3_ Q2N2222 +q2 /com net-_q1-pad3_ gnd Q2N2222 +r3 net-_q1-pad3_ gnd 3k +r2 net-_q1-pad2_ net-_q1-pad3_ 7.2k +d2 /com /com 1N4148 +d3 gnd /com 1N4148 +d1 gnd net-_d1-pad2_ 1N4148 +c1 /com gnd 15p +r1 net-_d1-pad2_ net-_q1-pad2_ 10.5k +* u1 net-_d1-pad2_ /com /com port +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/ULN2004/ULN2004.pro b/library/SubcircuitLibrary/ULN2004/ULN2004.pro new file mode 100644 index 00000000..e27a398b --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/ULN2004.pro @@ -0,0 +1,73 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts diff --git a/library/SubcircuitLibrary/ULN2004/ULN2004.sch b/library/SubcircuitLibrary/ULN2004/ULN2004.sch new file mode 100644 index 00000000..8b998325 --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/ULN2004.sch @@ -0,0 +1,291 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:ULN2001_SUB-cache +LIBS:ULN2001-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L eSim_NPN Q1 +U 1 1 68314AD8 +P 4600 3725 +F 0 "Q1" H 4500 3775 50 0000 R CNN +F 1 "eSim_NPN" H 4550 3875 50 0000 R CNN +F 2 "" H 4800 3825 29 0000 C CNN +F 3 "" H 4600 3725 60 0000 C CNN + 1 4600 3725 + 1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q2 +U 1 1 68314AD9 +P 5475 4225 +F 0 "Q2" H 5375 4275 50 0000 R CNN +F 1 "eSim_NPN" H 5425 4375 50 0000 R CNN +F 2 "" H 5675 4325 29 0000 C CNN +F 3 "" H 5475 4225 60 0000 C CNN + 1 5475 4225 + 1 0 0 -1 +$EndComp +$Comp +L resistor R3 +U 1 1 68314ADA +P 4975 4675 +F 0 "R3" H 5025 4805 50 0000 C CNN +F 1 "3k" H 5025 4625 50 0000 C CNN +F 2 "" H 5025 4655 30 0000 C CNN +F 3 "" V 5025 4725 30 0000 C CNN + 1 4975 4675 + 1 0 0 -1 +$EndComp +$Comp +L resistor R2 +U 1 1 68314ADB +P 4275 4475 +F 0 "R2" H 4325 4605 50 0000 C CNN +F 1 "7.2k" H 4325 4425 50 0000 C CNN +F 2 "" H 4325 4455 30 0000 C CNN +F 3 "" V 4325 4525 30 0000 C CNN + 1 4275 4475 + 1 0 0 -1 +$EndComp +$Comp +L eSim_Diode D2 +U 1 1 68314ADC +P 5800 3275 +F 0 "D2" H 5800 3375 50 0000 C CNN +F 1 "eSim_Diode" H 5800 3175 50 0000 C CNN +F 2 "" H 5800 3275 60 0000 C CNN +F 3 "" H 5800 3275 60 0000 C CNN + 1 5800 3275 + 1 0 0 -1 +$EndComp +$Comp +L eSim_Diode D3 +U 1 1 68314ADD +P 6025 4775 +F 0 "D3" H 6025 4875 50 0000 C CNN +F 1 "eSim_Diode" H 6025 4675 50 0000 C CNN +F 2 "" H 6025 4775 60 0000 C CNN +F 3 "" H 6025 4775 60 0000 C CNN + 1 6025 4775 + 0 -1 -1 0 +$EndComp +$Comp +L eSim_Diode D1 +U 1 1 68314ADE +P 4925 5150 +F 0 "D1" H 4925 5250 50 0000 C CNN +F 1 "eSim_Diode" H 4925 5050 50 0000 C CNN +F 2 "" H 4925 5150 60 0000 C CNN +F 3 "" H 4925 5150 60 0000 C CNN + 1 4925 5150 + -1 0 0 1 +$EndComp +Wire Wire Line + 5275 4225 4700 4225 +Wire Wire Line + 4700 3925 4700 4625 +Wire Wire Line + 4700 4625 4875 4625 +Connection ~ 4700 4225 +Wire Wire Line + 4475 4425 4700 4425 +Connection ~ 4700 4425 +Wire Wire Line + 5175 4625 5575 4625 +Wire Wire Line + 5575 4425 5575 5475 +Wire Wire Line + 5575 5150 5075 5150 +Connection ~ 5575 4625 +Wire Wire Line + 5575 5025 6025 5025 +Wire Wire Line + 6025 5025 6025 4925 +Connection ~ 5575 5025 +Wire Wire Line + 4400 3725 3875 3725 +Wire Wire Line + 3875 3725 3875 4425 +Wire Wire Line + 3875 4425 4175 4425 +Wire Wire Line + 1625 4100 3350 4100 +Connection ~ 3875 4100 +Wire Wire Line + 2850 5150 4775 5150 +Wire Wire Line + 5575 3275 5575 4025 +Connection ~ 5575 3525 +Wire Wire Line + 6025 3525 6025 4625 +Connection ~ 6025 3525 +Wire Wire Line + 5575 3275 5650 3275 +Wire Wire Line + 5950 3275 6450 3275 +Connection ~ 5575 5150 +Text Label 5575 5300 0 60 ~ 0 +GND +Text Label 6050 3275 0 60 ~ 0 +COM +Text Label 6550 3525 0 60 ~ 0 +OUT +$Comp +L capacitor_polarised C1 +U 1 1 68314AE2 +P 6450 3825 +F 0 "C1" H 6475 3925 50 0000 L CNN +F 1 "15p" H 6475 3725 50 0000 L CNN +F 2 "" H 6450 3825 50 0001 C CNN +F 3 "" H 6450 3825 50 0001 C CNN + 1 6450 3825 + 1 0 0 -1 +$EndComp +Wire Wire Line + 6450 3025 6450 3675 +Connection ~ 6450 3525 +$Comp +L eSim_GND #PWR01 +U 1 1 68314AE3 +P 5575 5475 +F 0 "#PWR01" H 5575 5225 50 0001 C CNN +F 1 "eSim_GND" H 5575 5325 50 0000 C CNN +F 2 "" H 5575 5475 50 0001 C CNN +F 3 "" H 5575 5475 50 0001 C CNN + 1 5575 5475 + 1 0 0 -1 +$EndComp +$Comp +L eSim_GND #PWR02 +U 1 1 68314AE4 +P 6450 4050 +F 0 "#PWR02" H 6450 3800 50 0001 C CNN +F 1 "eSim_GND" H 6450 3900 50 0000 C CNN +F 2 "" H 6450 4050 50 0001 C CNN +F 3 "" H 6450 4050 50 0001 C CNN + 1 6450 4050 + 1 0 0 -1 +$EndComp +Wire Wire Line + 6450 3975 6450 4050 +Connection ~ 6450 3275 +$Comp +L PWR_FLAG #FLG03 +U 1 1 68314AE8 +P 6225 4000 +F 0 "#FLG03" H 6225 4075 50 0001 C CNN +F 1 "PWR_FLAG" H 6225 4150 50 0000 C CNN +F 2 "" H 6225 4000 50 0001 C CNN +F 3 "" H 6225 4000 50 0001 C CNN + 1 6225 4000 + 1 0 0 -1 +$EndComp +Wire Wire Line + 6225 4000 6225 4025 +Wire Wire Line + 6225 4025 6450 4025 +Connection ~ 6450 4025 +$Comp +L resistor R1 +U 1 1 68314AEA +P 3450 4150 +F 0 "R1" H 3500 4280 50 0000 C CNN +F 1 "10.5k" H 3500 4100 50 0000 C CNN +F 2 "" H 3500 4130 30 0000 C CNN +F 3 "" V 3500 4200 30 0000 C CNN + 1 3450 4150 + 1 0 0 -1 +$EndComp +Wire Wire Line + 3650 4100 3875 4100 +Wire Wire Line + 2850 5150 2850 4100 +Connection ~ 2850 4100 +Wire Wire Line + 4700 3525 6975 3525 +$Comp +L PORT U1 +U 1 1 68314E03 +P 1375 4100 +F 0 "U1" H 1425 4200 30 0000 C CNN +F 1 "PORT" H 1375 4100 30 0000 C CNN +F 2 "" H 1375 4100 60 0000 C CNN +F 3 "" H 1375 4100 60 0000 C CNN + 1 1375 4100 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 68314E9A +P 7225 3525 +F 0 "U1" H 7275 3625 30 0000 C CNN +F 1 "PORT" H 7225 3525 30 0000 C CNN +F 2 "" H 7225 3525 60 0000 C CNN +F 3 "" H 7225 3525 60 0000 C CNN + 3 7225 3525 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 2 1 68314EFA +P 6450 2775 +F 0 "U1" H 6500 2875 30 0000 C CNN +F 1 "PORT" H 6450 2775 30 0000 C CNN +F 2 "" H 6450 2775 60 0000 C CNN +F 3 "" H 6450 2775 60 0000 C CNN + 2 6450 2775 + 0 1 1 0 +$EndComp +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/ULN2004/ULN2004.sub b/library/SubcircuitLibrary/ULN2004/ULN2004.sub new file mode 100644 index 00000000..fdcf7c02 --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/ULN2004.sub @@ -0,0 +1,17 @@ +* Subcircuit ULN2004 +.subckt ULN2004 net-_d1-pad2_ /com /com +* c:\fossee\esim\library\subcircuitlibrary\uln2004\uln2004.cir +.include D.lib +.include NPN.lib +q1 /com net-_q1-pad2_ net-_q1-pad3_ Q2N2222 +q2 /com net-_q1-pad3_ gnd Q2N2222 +r3 net-_q1-pad3_ gnd 3k +r2 net-_q1-pad2_ net-_q1-pad3_ 7.2k +d2 /com /com 1N4148 +d3 gnd /com 1N4148 +d1 gnd net-_d1-pad2_ 1N4148 +c1 /com gnd 15p +r1 net-_d1-pad2_ net-_q1-pad2_ 10.5k +* Control Statements + +.ends ULN2004
\ No newline at end of file diff --git a/library/SubcircuitLibrary/ULN2004/ULN2004_Previous_Values.xml b/library/SubcircuitLibrary/ULN2004/ULN2004_Previous_Values.xml new file mode 100644 index 00000000..5bf54ced --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/ULN2004_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis><source /><model /><devicemodel><q1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q1><q2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q2><d2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d2><d3><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d3><d1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d1></devicemodel><subcircuit /></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/ULN2004/analysis b/library/SubcircuitLibrary/ULN2004/analysis new file mode 100644 index 00000000..ebd5c0a9 --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/analysis @@ -0,0 +1 @@ +.tran 0e-00 0e-00 0e-00
\ No newline at end of file diff --git a/library/SubcircuitLibrary/ULN2004/file68313A5F.sch b/library/SubcircuitLibrary/ULN2004/file68313A5F.sch new file mode 100644 index 00000000..a86c6aac --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/file68313A5F.sch @@ -0,0 +1,57 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:ULN2001_SUB-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 2 8 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/ULN2004/file68313A60.sch b/library/SubcircuitLibrary/ULN2004/file68313A60.sch new file mode 100644 index 00000000..a84e0032 --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/file68313A60.sch @@ -0,0 +1,57 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:ULN2001_SUB-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 8 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/ULN2004/file68313A61.sch b/library/SubcircuitLibrary/ULN2004/file68313A61.sch new file mode 100644 index 00000000..a84e0032 --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/file68313A61.sch @@ -0,0 +1,57 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:ULN2001_SUB-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 8 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/ULN2004/file68313A62.sch b/library/SubcircuitLibrary/ULN2004/file68313A62.sch new file mode 100644 index 00000000..a84e0032 --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/file68313A62.sch @@ -0,0 +1,57 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:ULN2001_SUB-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 8 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/ULN2004/file68313A63.sch b/library/SubcircuitLibrary/ULN2004/file68313A63.sch new file mode 100644 index 00000000..a84e0032 --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/file68313A63.sch @@ -0,0 +1,57 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:ULN2001_SUB-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 8 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/ULN2004/file68313A64.sch b/library/SubcircuitLibrary/ULN2004/file68313A64.sch new file mode 100644 index 00000000..a84e0032 --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/file68313A64.sch @@ -0,0 +1,57 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:ULN2001_SUB-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 8 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/ULN2004/file68313A65.sch b/library/SubcircuitLibrary/ULN2004/file68313A65.sch new file mode 100644 index 00000000..a84e0032 --- /dev/null +++ b/library/SubcircuitLibrary/ULN2004/file68313A65.sch @@ -0,0 +1,57 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:ULN2001_SUB-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 8 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/tl431/D.lib b/library/SubcircuitLibrary/tl431/D.lib new file mode 100644 index 00000000..f53bf3e0 --- /dev/null +++ b/library/SubcircuitLibrary/tl431/D.lib @@ -0,0 +1,2 @@ +.model 1N4148 D(is=2.495E-09 rs=4.755E-01 n=1.679E+00 tt=3.030E-09 cjo=1.700E-12 vj=1 m=1.959E-01 bv=1.000E+02 ibv=1.000E-04) + diff --git a/library/SubcircuitLibrary/tl431/NPN.lib b/library/SubcircuitLibrary/tl431/NPN.lib new file mode 100644 index 00000000..be5f3073 --- /dev/null +++ b/library/SubcircuitLibrary/tl431/NPN.lib @@ -0,0 +1,4 @@ +.model Q2N2222 NPN( Is=14.34f Xti=3 Eg=1.11 Vaf=74.03 Bf=400 Ne=1.307 ++ Ise=14.34f Ikf=0.2847 Xtb=1.5 Br=6.092 Nc=2 Isc=0 Ikr=0 Rc=1 Cjc=7.306p ++ Mjc=0.3416 Vjc=0.75 Fc=0.5 Cje=22.01p Mje=0.377 Vje=0.75 Tr=46.91n Tf=411.1p ++ Itf=0.6 Vtf=1.7 Xtf=3 Rb=10) diff --git a/library/SubcircuitLibrary/tl431/PNP.lib b/library/SubcircuitLibrary/tl431/PNP.lib new file mode 100644 index 00000000..7edda0ea --- /dev/null +++ b/library/SubcircuitLibrary/tl431/PNP.lib @@ -0,0 +1,4 @@ +.model Q2N2907A PNP(Is=650.6E-18 Xti=3 Eg=1.11 Vaf=115.7 Bf=231.7 Ne=1.829 ++ Ise=54.81f Ikf=1.079 Xtb=1.5 Br=3.563 Nc=2 Isc=0 Ikr=0 Rc=.715 ++ Cjc=14.76p Mjc=.5383 Vjc=.75 Fc=.5 Cje=19.82p Mje=.3357 Vje=.75 ++ Tr=111.3n Tf=603.7p Itf=.65 Vtf=5 Xtf=1.7 Rb=10) diff --git a/library/SubcircuitLibrary/tl431/PowerDiode.lib b/library/SubcircuitLibrary/tl431/PowerDiode.lib new file mode 100644 index 00000000..a2f61dce --- /dev/null +++ b/library/SubcircuitLibrary/tl431/PowerDiode.lib @@ -0,0 +1,20 @@ +.MODEL PowerDiode D( ++ Vj=.75 ++ Nbvl=14.976 ++ Cjo=175p ++ Rs=.25 ++ Isr=1.859n ++ Eg=1.11 ++ M=.5516 ++ Nbv=1.6989 ++ N=1 ++ Tbv1=-21.277u ++ bv=1800 ++ Fc=.5 ++ Ikf=0 ++ Nr=2 ++ Ibv=20.245m ++ Is=2.2E-15 ++ Xti=3 ++ Ibvl=1.9556m +)
\ No newline at end of file diff --git a/library/SubcircuitLibrary/tl431/ZenerD1N750.lib b/library/SubcircuitLibrary/tl431/ZenerD1N750.lib new file mode 100644 index 00000000..890c37fe --- /dev/null +++ b/library/SubcircuitLibrary/tl431/ZenerD1N750.lib @@ -0,0 +1,3 @@ +.model D1N750 D( Is=880.5E-18 Rs=.25 Ikf=0 N=1 Xti=3 Eg=1.11 Cjo=175p M=.5516 ++ Vj=.75 Fc=.5 Isr=1.859n Nr=2 Bv=8.1 Ibv=20.245m Nbv=1.6989 Ibvl=1.9556m ++ Nbvl=14.976 Tbv1=-21.277u) diff --git a/library/SubcircuitLibrary/tl431/analysis b/library/SubcircuitLibrary/tl431/analysis new file mode 100644 index 00000000..ebd5c0a9 --- /dev/null +++ b/library/SubcircuitLibrary/tl431/analysis @@ -0,0 +1 @@ +.tran 0e-00 0e-00 0e-00
\ No newline at end of file diff --git a/library/SubcircuitLibrary/tl431/tl431_sub-cache.lib b/library/SubcircuitLibrary/tl431/tl431_sub-cache.lib new file mode 100644 index 00000000..155677e6 --- /dev/null +++ b/library/SubcircuitLibrary/tl431/tl431_sub-cache.lib @@ -0,0 +1,147 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 P +X ~ 2 250 0 100 L 30 30 2 1 P +X ~ 3 250 0 100 L 30 30 3 1 P +X ~ 4 250 0 100 L 30 30 4 1 P +X ~ 5 250 0 100 L 30 30 5 1 P +X ~ 6 250 0 100 L 30 30 6 1 P +X ~ 7 250 0 100 L 30 30 7 1 P +X ~ 8 250 0 100 L 30 30 8 1 P +X ~ 9 250 0 100 L 30 30 9 1 P +X ~ 10 250 0 100 L 30 30 10 1 P +X ~ 11 250 0 100 L 30 30 11 1 P +X ~ 12 250 0 100 L 30 30 12 1 P +X ~ 13 250 0 100 L 30 30 13 1 P +X ~ 14 250 0 100 L 30 30 14 1 P +X ~ 15 250 0 100 L 30 30 15 1 P +X ~ 16 250 0 100 L 30 30 16 1 P +X ~ 17 250 0 100 L 30 30 17 1 P +X ~ 18 250 0 100 L 30 30 18 1 P +X ~ 19 250 0 100 L 30 30 19 1 P +X ~ 20 250 0 100 L 30 30 20 1 P +X ~ 21 250 0 100 L 30 30 21 1 P +X ~ 22 250 0 100 L 30 30 22 1 P +X ~ 23 250 0 100 L 30 30 23 1 P +X ~ 24 250 0 100 L 30 30 24 1 P +X ~ 25 250 0 100 L 30 30 25 1 P +X ~ 26 250 0 100 L 30 30 26 1 P +ENDDRAW +ENDDEF +# +# eSim_CP1 +# +DEF eSim_CP1 C 0 10 N N 1 F N +F0 "C" 25 100 50 H V L CNN +F1 "eSim_CP1" 25 -100 50 H V L CNN +F2 "" 0 0 50 H I C CNN +F3 "" 0 0 50 H I C CNN +ALIAS capacitor_polarised +$FPLIST + CP_* +$ENDFPLIST +DRAW +A 0 -150 128 1287 513 0 1 20 N -80 -50 80 -50 +P 2 0 1 20 -80 30 80 30 N +P 2 0 1 0 -70 90 -30 90 N +P 2 0 1 0 -50 70 -50 110 N +X ~ 1 0 150 110 D 50 50 1 1 P +X ~ 2 0 -150 130 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# eSim_Diode +# +DEF eSim_Diode D 0 40 N N 1 F N +F0 "D" 0 100 50 H V C CNN +F1 "eSim_Diode" 0 -100 50 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +$FPLIST + TO-???* + *SingleDiode + *_Diode_* + *SingleDiode* + D_* +$ENDFPLIST +DRAW +T 0 -100 50 60 0 0 0 A Normal 0 C C +T 0 100 50 60 0 0 0 K Normal 0 C C +P 2 0 1 6 50 50 50 -50 N +P 3 0 1 0 -50 50 50 0 -50 -50 F +X A 1 -150 0 100 R 40 40 1 1 P +X K 2 150 0 100 L 40 40 1 1 P +ENDDRAW +ENDDEF +# +# eSim_NPN +# +DEF eSim_NPN Q 0 0 Y N 1 F N +F0 "Q" -100 50 50 H V R CNN +F1 "eSim_NPN" -50 150 50 H V R CNN +F2 "" 200 100 29 H V C CNN +F3 "" 0 0 60 H V C CNN +ALIAS BC547 Q2N2222 +DRAW +C 50 0 111 0 1 10 N +P 2 0 1 0 25 25 100 100 N +P 3 0 1 0 25 -25 100 -100 100 -100 N +P 3 0 1 20 25 75 25 -75 25 -75 N +P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F +X C 1 100 200 100 D 50 50 1 1 P +X B 2 -200 0 225 R 50 50 1 1 P +X E 3 100 -200 100 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# eSim_PNP +# +DEF eSim_PNP Q 0 0 Y N 1 F N +F0 "Q" -100 50 50 H V R CNN +F1 "eSim_PNP" -50 150 50 H V R CNN +F2 "" 200 100 29 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +C 50 0 111 0 1 10 N +P 2 0 1 0 25 25 100 100 N +P 3 0 1 0 25 -25 100 -100 100 -100 N +P 3 0 1 20 25 75 25 -75 25 -75 N +P 5 0 1 0 90 -70 70 -90 50 -50 90 -70 90 -70 F +X C 1 100 200 100 D 50 50 1 1 P +X B 2 -200 0 225 R 50 50 1 1 P +X E 3 100 -200 100 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# eSim_R +# +DEF eSim_R R 0 0 N Y 1 F N +F0 "R" 50 130 50 H V C CNN +F1 "eSim_R" 50 -50 50 H V C CNN +F2 "" 50 -20 30 H V C CNN +F3 "" 50 50 30 V V C CNN +ALIAS resistor +$FPLIST + R_* + Resistor_* +$ENDFPLIST +DRAW +S 150 10 -50 90 0 1 10 N +X ~ 1 -100 50 50 R 60 60 1 1 P +X ~ 2 200 50 50 L 60 60 1 1 P +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/tl431/tl431_sub.cir b/library/SubcircuitLibrary/tl431/tl431_sub.cir new file mode 100644 index 00000000..d4a3caa4 --- /dev/null +++ b/library/SubcircuitLibrary/tl431/tl431_sub.cir @@ -0,0 +1,36 @@ +* C:\FOSSEE\eSim\library\SubcircuitLibrary\tl431_sub\tl431_sub.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 03/29/25 21:28:50 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +Q2 Net-_Q2-Pad1_ Net-_Q2-Pad1_ /Anode eSim_NPN +Q4 Net-_C1-Pad2_ Net-_Q2-Pad1_ Net-_Q4-Pad3_ eSim_NPN +Q9 Net-_C2-Pad2_ Net-_Q9-Pad2_ /Anode eSim_NPN +Q6 Net-_C1-Pad1_ Net-_C1-Pad2_ /Anode eSim_NPN +R1 Net-_R1-Pad1_ Net-_Q2-Pad1_ 2.4k +R3 Net-_R1-Pad1_ Net-_C1-Pad2_ 7.2k +R4 Net-_Q4-Pad3_ /Anode 800 +R7 Net-_Q9-Pad2_ Net-_Q2-Pad1_ 1k +R6 Net-_Q5-Pad3_ Net-_C1-Pad1_ 4k +C1 Net-_C1-Pad1_ Net-_C1-Pad2_ 20p +Q5 Net-_Q5-Pad1_ Net-_Q1-Pad3_ Net-_Q5-Pad3_ eSim_NPN +R2 Net-_Q1-Pad3_ Net-_R1-Pad1_ 3.28k +Q1 /Cathode /Ref Net-_Q1-Pad3_ eSim_NPN +Q3 Net-_C2-Pad2_ Net-_C2-Pad2_ /Ref eSim_NPN +Q7 Net-_Q5-Pad1_ Net-_Q5-Pad1_ Net-_Q7-Pad3_ eSim_PNP +Q8 Net-_C2-Pad2_ Net-_Q5-Pad1_ Net-_Q8-Pad3_ eSim_PNP +R5 /Cathode Net-_Q7-Pad3_ 800 +R8 /Cathode Net-_Q8-Pad3_ 800 +D1 /Anode Net-_C2-Pad2_ eSim_Diode +C2 /Cathode Net-_C2-Pad2_ 20p +Q10 /Cathode Net-_C2-Pad2_ Net-_Q10-Pad3_ eSim_NPN +R9 Net-_Q10-Pad3_ Net-_Q11-Pad2_ 150 +Q11 /Cathode Net-_Q11-Pad2_ /Anode eSim_NPN +R10 /Anode Net-_Q11-Pad2_ 10k +D2 /Anode /Cathode eSim_Diode +U1 /Cathode /Ref /Anode PORT + +.end diff --git a/library/SubcircuitLibrary/tl431/tl431_sub.cir.out b/library/SubcircuitLibrary/tl431/tl431_sub.cir.out new file mode 100644 index 00000000..40fed526 --- /dev/null +++ b/library/SubcircuitLibrary/tl431/tl431_sub.cir.out @@ -0,0 +1,40 @@ +* c:\fossee\esim\library\subcircuitlibrary\tl431_sub\tl431_sub.cir + +.include PNP.lib +.include NPN.lib +.include D.lib +q2 net-_q2-pad1_ net-_q2-pad1_ /anode Q2N2222 +q4 net-_c1-pad2_ net-_q2-pad1_ net-_q4-pad3_ Q2N2222 +q9 net-_c2-pad2_ net-_q9-pad2_ /anode Q2N2222 +q6 net-_c1-pad1_ net-_c1-pad2_ /anode Q2N2222 +r1 net-_r1-pad1_ net-_q2-pad1_ 2.4k +r3 net-_r1-pad1_ net-_c1-pad2_ 7.2k +r4 net-_q4-pad3_ /anode 800 +r7 net-_q9-pad2_ net-_q2-pad1_ 1k +r6 net-_q5-pad3_ net-_c1-pad1_ 4k +c1 net-_c1-pad1_ net-_c1-pad2_ 20p +q5 net-_q5-pad1_ net-_q1-pad3_ net-_q5-pad3_ Q2N2222 +r2 net-_q1-pad3_ net-_r1-pad1_ 3.28k +q1 /cathode /ref net-_q1-pad3_ Q2N2222 +q3 net-_c2-pad2_ net-_c2-pad2_ /ref Q2N2222 +q7 net-_q5-pad1_ net-_q5-pad1_ net-_q7-pad3_ Q2N2907A +q8 net-_c2-pad2_ net-_q5-pad1_ net-_q8-pad3_ Q2N2907A +r5 /cathode net-_q7-pad3_ 800 +r8 /cathode net-_q8-pad3_ 800 +d1 /anode net-_c2-pad2_ 1N4148 +c2 /cathode net-_c2-pad2_ 20p +q10 /cathode net-_c2-pad2_ net-_q10-pad3_ Q2N2222 +r9 net-_q10-pad3_ net-_q11-pad2_ 150 +q11 /cathode net-_q11-pad2_ /anode Q2N2222 +r10 /anode net-_q11-pad2_ 10k +d2 /anode /cathode 1N4148 +* u1 /cathode /ref /anode port +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/tl431/tl431_sub.pro b/library/SubcircuitLibrary/tl431/tl431_sub.pro new file mode 100644 index 00000000..e27a398b --- /dev/null +++ b/library/SubcircuitLibrary/tl431/tl431_sub.pro @@ -0,0 +1,73 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts diff --git a/library/SubcircuitLibrary/tl431/tl431_sub.sch b/library/SubcircuitLibrary/tl431/tl431_sub.sch new file mode 100644 index 00000000..9c921954 --- /dev/null +++ b/library/SubcircuitLibrary/tl431/tl431_sub.sch @@ -0,0 +1,519 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +LIBS:tl431_sub-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L eSim_NPN Q2 +U 1 1 67E78EB3 +P 3500 5250 +F 0 "Q2" H 3400 5300 50 0000 R CNN +F 1 "eSim_NPN" H 3450 5400 50 0000 R CNN +F 2 "" H 3700 5350 29 0000 C CNN +F 3 "" H 3500 5250 60 0000 C CNN + 1 3500 5250 + -1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q4 +U 1 1 67E78EB4 +P 4850 5250 +F 0 "Q4" H 4750 5300 50 0000 R CNN +F 1 "eSim_NPN" H 4800 5400 50 0000 R CNN +F 2 "" H 5050 5350 29 0000 C CNN +F 3 "" H 4850 5250 60 0000 C CNN + 1 4850 5250 + 1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q9 +U 1 1 67E78EB5 +P 7200 5650 +F 0 "Q9" H 7100 5700 50 0000 R CNN +F 1 "eSim_NPN" H 7150 5800 50 0000 R CNN +F 2 "" H 7400 5750 29 0000 C CNN +F 3 "" H 7200 5650 60 0000 C CNN + 1 7200 5650 + 1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q6 +U 1 1 67E78EB6 +P 6000 4900 +F 0 "Q6" H 5900 4950 50 0000 R CNN +F 1 "eSim_NPN" H 5950 5050 50 0000 R CNN +F 2 "" H 6200 5000 29 0000 C CNN +F 3 "" H 6000 4900 60 0000 C CNN + 1 6000 4900 + 1 0 0 -1 +$EndComp +$Comp +L resistor R1 +U 1 1 67E78EB7 +P 3450 4550 +F 0 "R1" H 3500 4680 50 0000 C CNN +F 1 "2.4k" H 3500 4500 50 0000 C CNN +F 2 "" H 3500 4530 30 0000 C CNN +F 3 "" V 3500 4600 30 0000 C CNN + 1 3450 4550 + 0 -1 1 0 +$EndComp +$Comp +L resistor R3 +U 1 1 67E78EB8 +P 5000 4550 +F 0 "R3" H 5050 4680 50 0000 C CNN +F 1 "7.2k" H 5050 4500 50 0000 C CNN +F 2 "" H 5050 4530 30 0000 C CNN +F 3 "" V 5050 4600 30 0000 C CNN + 1 5000 4550 + 0 -1 1 0 +$EndComp +$Comp +L resistor R4 +U 1 1 67E78EB9 +P 5000 5900 +F 0 "R4" H 5050 6030 50 0000 C CNN +F 1 "800" H 5050 5850 50 0000 C CNN +F 2 "" H 5050 5880 30 0000 C CNN +F 3 "" V 5050 5950 30 0000 C CNN + 1 5000 5900 + 0 -1 1 0 +$EndComp +$Comp +L resistor R7 +U 1 1 67E78EBA +P 6550 5700 +F 0 "R7" H 6600 5830 50 0000 C CNN +F 1 "1k" H 6600 5650 50 0000 C CNN +F 2 "" H 6600 5680 30 0000 C CNN +F 3 "" V 6600 5750 30 0000 C CNN + 1 6550 5700 + -1 0 0 -1 +$EndComp +Wire Wire Line + 3400 4750 3400 5050 +Wire Wire Line + 4950 4750 4950 5050 +Wire Wire Line + 3700 5250 4650 5250 +Wire Wire Line + 4950 5450 4950 5800 +Wire Wire Line + 6650 5650 7000 5650 +Wire Wire Line + 3400 4900 4000 4900 +Wire Wire Line + 4000 4900 4000 5250 +Connection ~ 4000 5250 +Connection ~ 3400 4900 +Wire Wire Line + 4300 5650 4300 5250 +Connection ~ 4300 5250 +Wire Wire Line + 3400 4450 3400 4200 +Wire Wire Line + 3400 4200 4950 4200 +Wire Wire Line + 4950 4200 4950 4450 +Wire Wire Line + 4950 4900 5800 4900 +Connection ~ 4950 4900 +$Comp +L resistor R6 +U 1 1 67E78EBB +P 6150 4300 +F 0 "R6" H 6200 4430 50 0000 C CNN +F 1 "4k" H 6200 4250 50 0000 C CNN +F 2 "" H 6200 4280 30 0000 C CNN +F 3 "" V 6200 4350 30 0000 C CNN + 1 6150 4300 + 0 -1 1 0 +$EndComp +Wire Wire Line + 6100 4500 6100 4700 +$Comp +L capacitor_polarised C1 +U 1 1 67E78EBC +P 5450 4700 +F 0 "C1" H 5475 4800 50 0000 L CNN +F 1 "20p" H 5475 4600 50 0000 L CNN +F 2 "" H 5450 4700 50 0001 C CNN +F 3 "" H 5450 4700 50 0001 C CNN + 1 5450 4700 + -1 0 0 -1 +$EndComp +Wire Wire Line + 5450 4550 6100 4550 +Connection ~ 6100 4550 +Wire Wire Line + 5450 4850 5450 4900 +Connection ~ 5450 4900 +$Comp +L eSim_NPN Q5 +U 1 1 67E78EBD +P 6000 3800 +F 0 "Q5" H 5900 3850 50 0000 R CNN +F 1 "eSim_NPN" H 5950 3950 50 0000 R CNN +F 2 "" H 6200 3900 29 0000 C CNN +F 3 "" H 6000 3800 60 0000 C CNN + 1 6000 3800 + 1 0 0 -1 +$EndComp +Wire Wire Line + 6100 4200 6100 4000 +$Comp +L resistor R2 +U 1 1 67E78EBE +P 4100 3950 +F 0 "R2" H 4150 4080 50 0000 C CNN +F 1 "3.28k" H 4150 3900 50 0000 C CNN +F 2 "" H 4150 3930 30 0000 C CNN +F 3 "" V 4150 4000 30 0000 C CNN + 1 4100 3950 + 0 1 1 0 +$EndComp +Wire Wire Line + 4150 4150 4150 4200 +Connection ~ 4150 4200 +$Comp +L eSim_NPN Q1 +U 1 1 67E78EBF +P 3500 3000 +F 0 "Q1" H 3400 3050 50 0000 R CNN +F 1 "eSim_NPN" H 3450 3150 50 0000 R CNN +F 2 "" H 3700 3100 29 0000 C CNN +F 3 "" H 3500 3000 60 0000 C CNN + 1 3500 3000 + 1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q3 +U 1 1 67E78EC0 +P 4450 3100 +F 0 "Q3" H 4350 3150 50 0000 R CNN +F 1 "eSim_NPN" H 4400 3250 50 0000 R CNN +F 2 "" H 4650 3200 29 0000 C CNN +F 3 "" H 4450 3100 60 0000 C CNN + 1 4450 3100 + 0 1 1 0 +$EndComp +$Comp +L eSim_PNP Q7 +U 1 1 67E78EC1 +P 6200 2650 +F 0 "Q7" H 6100 2700 50 0000 R CNN +F 1 "eSim_PNP" H 6150 2800 50 0000 R CNN +F 2 "" H 6400 2750 29 0000 C CNN +F 3 "" H 6200 2650 60 0000 C CNN + 1 6200 2650 + -1 0 0 1 +$EndComp +$Comp +L eSim_PNP Q8 +U 1 1 67E78EC2 +P 7200 2650 +F 0 "Q8" H 7100 2700 50 0000 R CNN +F 1 "eSim_PNP" H 7150 2800 50 0000 R CNN +F 2 "" H 7400 2750 29 0000 C CNN +F 3 "" H 7200 2650 60 0000 C CNN + 1 7200 2650 + 1 0 0 1 +$EndComp +$Comp +L resistor R5 +U 1 1 67E78EC3 +P 6050 2050 +F 0 "R5" H 6100 2180 50 0000 C CNN +F 1 "800" H 6100 2000 50 0000 C CNN +F 2 "" H 6100 2030 30 0000 C CNN +F 3 "" V 6100 2100 30 0000 C CNN + 1 6050 2050 + 0 1 1 0 +$EndComp +$Comp +L resistor R8 +U 1 1 67E78EC4 +P 7250 2100 +F 0 "R8" H 7300 2230 50 0000 C CNN +F 1 "800" H 7300 2050 50 0000 C CNN +F 2 "" H 7300 2080 30 0000 C CNN +F 3 "" V 7300 2150 30 0000 C CNN + 1 7250 2100 + 0 1 1 0 +$EndComp +Wire Wire Line + 3600 3200 3600 3800 +Wire Wire Line + 6100 2450 6100 2250 +Wire Wire Line + 7300 2450 7300 2300 +Wire Wire Line + 6100 2850 6100 3600 +Wire Wire Line + 6400 2650 7000 2650 +Wire Wire Line + 6700 2650 6700 2950 +Wire Wire Line + 6700 2950 6100 2950 +Connection ~ 6100 2950 +Connection ~ 6700 2650 +Wire Wire Line + 7300 2850 7300 5450 +Wire Wire Line + 4650 3200 7300 3200 +Connection ~ 7300 3200 +Wire Wire Line + 4450 2900 4450 2600 +Wire Wire Line + 4450 2600 5050 2600 +Wire Wire Line + 5050 2600 5050 3200 +Connection ~ 5050 3200 +$Comp +L eSim_Diode D1 +U 1 1 67E78EC5 +P 7600 4400 +F 0 "D1" H 7600 4500 50 0000 C CNN +F 1 "eSim_Diode" H 7600 4300 50 0000 C CNN +F 2 "" H 7600 4400 60 0000 C CNN +F 3 "" H 7600 4400 60 0000 C CNN + 1 7600 4400 + 0 1 -1 0 +$EndComp +$Comp +L capacitor_polarised C2 +U 1 1 67E78EC6 +P 7700 2500 +F 0 "C2" H 7725 2600 50 0000 L CNN +F 1 "20p" H 7725 2400 50 0000 L CNN +F 2 "" H 7700 2500 50 0001 C CNN +F 3 "" H 7700 2500 50 0001 C CNN + 1 7700 2500 + 1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q10 +U 1 1 67E78EC7 +P 8400 3600 +F 0 "Q10" H 8300 3650 50 0000 R CNN +F 1 "eSim_NPN" H 8350 3750 50 0000 R CNN +F 2 "" H 8600 3700 29 0000 C CNN +F 3 "" H 8400 3600 60 0000 C CNN + 1 8400 3600 + 1 0 0 -1 +$EndComp +$Comp +L resistor R9 +U 1 1 67E78EC8 +P 8850 3850 +F 0 "R9" H 8900 3980 50 0000 C CNN +F 1 "150" H 8900 3800 50 0000 C CNN +F 2 "" H 8900 3830 30 0000 C CNN +F 3 "" V 8900 3900 30 0000 C CNN + 1 8850 3850 + 1 0 0 -1 +$EndComp +$Comp +L eSim_NPN Q11 +U 1 1 67E78EC9 +P 9600 3800 +F 0 "Q11" H 9500 3850 50 0000 R CNN +F 1 "eSim_NPN" H 9550 3950 50 0000 R CNN +F 2 "" H 9800 3900 29 0000 C CNN +F 3 "" H 9600 3800 60 0000 C CNN + 1 9600 3800 + 1 0 0 -1 +$EndComp +$Comp +L resistor R10 +U 1 1 67E78ECA +P 9200 4300 +F 0 "R10" H 9250 4430 50 0000 C CNN +F 1 "10k" H 9250 4250 50 0000 C CNN +F 2 "" H 9250 4280 30 0000 C CNN +F 3 "" V 9250 4350 30 0000 C CNN + 1 9200 4300 + 0 1 -1 0 +$EndComp +$Comp +L eSim_Diode D2 +U 1 1 67E78ECB +P 10100 4350 +F 0 "D2" H 10100 4450 50 0000 C CNN +F 1 "eSim_Diode" H 10100 4250 50 0000 C CNN +F 2 "" H 10100 4350 60 0000 C CNN +F 3 "" H 10100 4350 60 0000 C CNN + 1 10100 4350 + 0 1 -1 0 +$EndComp +Wire Wire Line + 7300 3600 8200 3600 +Connection ~ 7300 3600 +Wire Wire Line + 7700 2650 7700 3600 +Connection ~ 7700 3600 +Wire Wire Line + 7600 4250 7600 3600 +Connection ~ 7600 3600 +Wire Wire Line + 6350 5650 4300 5650 +Wire Wire Line + 8500 3800 8750 3800 +Wire Wire Line + 9050 3800 9400 3800 +Wire Wire Line + 9250 4100 9250 3800 +Connection ~ 9250 3800 +Wire Wire Line + 10100 6200 10100 4500 +Wire Wire Line + 2650 6200 10100 6200 +Wire Wire Line + 3400 5450 3400 6200 +Connection ~ 3400 6200 +Wire Wire Line + 4950 6100 4950 6200 +Connection ~ 4950 6200 +Wire Wire Line + 7300 5850 7300 6200 +Connection ~ 7300 6200 +Wire Wire Line + 7600 4550 7600 6200 +Connection ~ 7600 6200 +Wire Wire Line + 9700 4000 9700 6200 +Connection ~ 9700 6200 +Wire Wire Line + 9250 4400 9250 4550 +Wire Wire Line + 9250 4550 9700 4550 +Connection ~ 9700 4550 +Wire Wire Line + 9700 1800 9700 3600 +Wire Wire Line + 2200 1800 10100 1800 +Wire Wire Line + 3600 2800 3600 1800 +Connection ~ 3600 1800 +Wire Wire Line + 6100 1950 6100 1800 +Connection ~ 6100 1800 +Wire Wire Line + 7300 2000 7300 1800 +Connection ~ 7300 1800 +Wire Wire Line + 7700 2350 7700 1800 +Connection ~ 7700 1800 +Wire Wire Line + 8500 3400 8500 1800 +Connection ~ 8500 1800 +Wire Wire Line + 10100 1800 10100 4200 +Connection ~ 9700 1800 +Wire Wire Line + 3600 3800 5800 3800 +Wire Wire Line + 4150 3850 4150 3800 +Connection ~ 4150 3800 +Wire Wire Line + 6100 5100 6100 6200 +Connection ~ 6100 6200 +$Comp +L PORT U1 +U 1 1 67E78ECC +P 1950 1800 +F 0 "U1" H 2000 1900 30 0000 C CNN +F 1 "PORT" H 1950 1800 30 0000 C CNN +F 2 "" H 1950 1800 60 0000 C CNN +F 3 "" H 1950 1800 60 0000 C CNN + 1 1950 1800 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 67E78ECD +P 2400 3000 +F 0 "U1" H 2450 3100 30 0000 C CNN +F 1 "PORT" H 2400 3000 30 0000 C CNN +F 2 "" H 2400 3000 60 0000 C CNN +F 3 "" H 2400 3000 60 0000 C CNN + 2 2400 3000 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 67E78ECE +P 2400 6200 +F 0 "U1" H 2450 6300 30 0000 C CNN +F 1 "PORT" H 2400 6200 30 0000 C CNN +F 2 "" H 2400 6200 60 0000 C CNN +F 3 "" H 2400 6200 60 0000 C CNN + 3 2400 6200 + 1 0 0 -1 +$EndComp +Wire Wire Line + 2650 3000 3300 3000 +Wire Wire Line + 4250 3200 2975 3200 +Wire Wire Line + 2975 3200 2975 3000 +Connection ~ 2975 3000 +Text Label 2330 1800 0 60 ~ 0 +Cathode +Text Label 2710 3000 0 60 ~ 0 +Ref +Text Label 2850 6200 0 60 ~ 0 +Anode +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/tl431/tl431_sub.sub b/library/SubcircuitLibrary/tl431/tl431_sub.sub new file mode 100644 index 00000000..f26748b7 --- /dev/null +++ b/library/SubcircuitLibrary/tl431/tl431_sub.sub @@ -0,0 +1,34 @@ +* Subcircuit tl431_sub +.subckt tl431_sub /cathode /ref /anode +* c:\fossee\esim\library\subcircuitlibrary\tl431_sub\tl431_sub.cir +.include PNP.lib +.include NPN.lib +.include D.lib +q2 net-_q2-pad1_ net-_q2-pad1_ /anode Q2N2222 +q4 net-_c1-pad2_ net-_q2-pad1_ net-_q4-pad3_ Q2N2222 +q9 net-_c2-pad2_ net-_q9-pad2_ /anode Q2N2222 +q6 net-_c1-pad1_ net-_c1-pad2_ /anode Q2N2222 +r1 net-_r1-pad1_ net-_q2-pad1_ 2.4k +r3 net-_r1-pad1_ net-_c1-pad2_ 7.2k +r4 net-_q4-pad3_ /anode 800 +r7 net-_q9-pad2_ net-_q2-pad1_ 1k +r6 net-_q5-pad3_ net-_c1-pad1_ 4k +c1 net-_c1-pad1_ net-_c1-pad2_ 20p +q5 net-_q5-pad1_ net-_q1-pad3_ net-_q5-pad3_ Q2N2222 +r2 net-_q1-pad3_ net-_r1-pad1_ 3.28k +q1 /cathode /ref net-_q1-pad3_ Q2N2222 +q3 net-_c2-pad2_ net-_c2-pad2_ /ref Q2N2222 +q7 net-_q5-pad1_ net-_q5-pad1_ net-_q7-pad3_ Q2N2907A +q8 net-_c2-pad2_ net-_q5-pad1_ net-_q8-pad3_ Q2N2907A +r5 /cathode net-_q7-pad3_ 800 +r8 /cathode net-_q8-pad3_ 800 +d1 /anode net-_c2-pad2_ 1N4148 +c2 /cathode net-_c2-pad2_ 20p +q10 /cathode net-_c2-pad2_ net-_q10-pad3_ Q2N2222 +r9 net-_q10-pad3_ net-_q11-pad2_ 150 +q11 /cathode net-_q11-pad2_ /anode Q2N2222 +r10 /anode net-_q11-pad2_ 10k +d2 /anode /cathode 1N4148 +* Control Statements + +.ends tl431_sub
\ No newline at end of file diff --git a/library/SubcircuitLibrary/tl431/tl431_sub_Previous_Values.xml b/library/SubcircuitLibrary/tl431/tl431_sub_Previous_Values.xml new file mode 100644 index 00000000..4de18244 --- /dev/null +++ b/library/SubcircuitLibrary/tl431/tl431_sub_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model /><devicemodel><q2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q2><q4><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q4><q9><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q9><q6><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q6><q5><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q5><q1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q1><q3><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q3><q7><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q7><q8><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q8><d1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d1><q10><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q10><q11><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q11><d2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d2></devicemodel><subcircuit /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/src/frontEnd/Application.py b/src/frontEnd/Application.py index 992255aa..09fdc011 100644 --- a/src/frontEnd/Application.py +++ b/src/frontEnd/Application.py @@ -41,7 +41,6 @@ from projManagement.newProject import NewProjectInfo from projManagement.Kicad import Kicad from projManagement.Validation import Validation from projManagement import Worker -from PyQt5.QtWidgets import QGraphicsDropShadowEffect # Its our main window of application. @@ -83,19 +82,10 @@ class Application(QtWidgets.QMainWindow): self.showMaximized() self.setWindowIcon(QtGui.QIcon(init_path + 'images/logo.png')) - # Apply a modern, aesthetic dark theme - self.apply_dark_theme() - self.systemTrayIcon = QtWidgets.QSystemTrayIcon(self) self.systemTrayIcon.setIcon(QtGui.QIcon(init_path + 'images/logo.png')) self.systemTrayIcon.setVisible(True) - font = QtGui.QFont("Fira Sans", 11) - self.setFont(font) - - self.statusBar = self.statusBar() - self.statusBar.showMessage('Welcome to eSim!') - def initToolBar(self): """ This function initializes Tool Bars. @@ -110,35 +100,35 @@ class Application(QtWidgets.QMainWindow): # Top Tool bar self.newproj = QtWidgets.QAction( QtGui.QIcon(init_path + 'images/newProject.png'), - 'New Project', self + '<b>New Project</b>', self ) self.newproj.setShortcut('Ctrl+N') self.newproj.triggered.connect(self.new_project) self.openproj = QtWidgets.QAction( QtGui.QIcon(init_path + 'images/openProject.png'), - 'Open Project', self + '<b>Open Project</b>', self ) self.openproj.setShortcut('Ctrl+O') self.openproj.triggered.connect(self.open_project) self.closeproj = QtWidgets.QAction( QtGui.QIcon(init_path + 'images/closeProject.png'), - 'Close Project', self + '<b>Close Project</b>', self ) self.closeproj.setShortcut('Ctrl+X') self.closeproj.triggered.connect(self.close_project) self.wrkspce = QtWidgets.QAction( QtGui.QIcon(init_path + 'images/workspace.ico'), - 'Change Workspace', self + '<b>Change Workspace</b>', self ) self.wrkspce.setShortcut('Ctrl+W') self.wrkspce.triggered.connect(self.change_workspace) self.helpfile = QtWidgets.QAction( QtGui.QIcon(init_path + 'images/helpProject.png'), - 'Help', self + '<b>Help</b>', self ) self.helpfile.setShortcut('Ctrl+H') self.helpfile.triggered.connect(self.help_project) @@ -146,7 +136,7 @@ class Application(QtWidgets.QMainWindow): # added devDocs logo and called functions self.devdocs = QtWidgets.QAction( QtGui.QIcon(init_path + 'images/dev_docs.png'), - 'Dev Docs', self + '<b>Dev Docs</b>', self ) self.devdocs.setShortcut('Ctrl+D') self.devdocs.triggered.connect(self.dev_docs) @@ -158,8 +148,6 @@ class Application(QtWidgets.QMainWindow): self.topToolbar.addAction(self.wrkspce) self.topToolbar.addAction(self.helpfile) self.topToolbar.addAction(self.devdocs) - self.topToolbar.setIconSize(QSize(32, 32)) - self.topToolbar.setToolButtonStyle(QtCore.Qt.ToolButtonTextUnderIcon) # ## This part is meant for SoC Generation which is currently ## # ## under development and will be will be required in future. ## @@ -199,60 +187,60 @@ class Application(QtWidgets.QMainWindow): # Left Tool bar Action Widget self.kicad = QtWidgets.QAction( QtGui.QIcon(init_path + 'images/kicad.png'), - 'Open Schematic', self + '<b>Open Schematic</b>', self ) self.kicad.triggered.connect(self.obj_kicad.openSchematic) self.conversion = QtWidgets.QAction( QtGui.QIcon(init_path + 'images/ki-ng.png'), - 'Convert KiCad to Ngspice', self + '<b>Convert KiCad to Ngspice</b>', self ) self.conversion.triggered.connect(self.obj_kicad.openKicadToNgspice) self.ngspice = QtWidgets.QAction( QtGui.QIcon(init_path + 'images/ngspice.png'), - 'Simulate', self + '<b>Simulate</b>', self ) self.ngspice.triggered.connect(self.plotFlagPopBox) self.model = QtWidgets.QAction( QtGui.QIcon(init_path + 'images/model.png'), - 'Model Editor', self + '<b>Model Editor</b>', self ) self.model.triggered.connect(self.open_modelEditor) self.subcircuit = QtWidgets.QAction( QtGui.QIcon(init_path + 'images/subckt.png'), - 'Subcircuit', self + '<b>Subcircuit</b>', self ) self.subcircuit.triggered.connect(self.open_subcircuit) self.nghdl = QtWidgets.QAction( - QtGui.QIcon(init_path + 'images/nghdl.png'), 'NGHDL', self + QtGui.QIcon(init_path + 'images/nghdl.png'), '<b>NGHDL</b>', self ) self.nghdl.triggered.connect(self.open_nghdl) self.makerchip = QtWidgets.QAction( QtGui.QIcon(init_path + 'images/makerchip.png'), - 'Makerchip-NgVeri', self + '<b>Makerchip-NgVeri</b>', self ) self.makerchip.triggered.connect(self.open_makerchip) self.omedit = QtWidgets.QAction( QtGui.QIcon(init_path + 'images/omedit.png'), - 'Modelica Converter', self + '<b>Modelica Converter</b>', self ) self.omedit.triggered.connect(self.open_OMedit) self.omoptim = QtWidgets.QAction( QtGui.QIcon(init_path + 'images/omoptim.png'), - 'OM Optimisation', self + '<b>OM Optimisation</b>', self ) self.omoptim.triggered.connect(self.open_OMoptim) self.conToeSim = QtWidgets.QAction( QtGui.QIcon(init_path + 'images/icon.png'), - 'Schematics converter', self + '<b>Schematics converter</b>', self ) self.conToeSim.triggered.connect(self.open_conToeSim) @@ -269,347 +257,8 @@ class Application(QtWidgets.QMainWindow): self.lefttoolbar.addAction(self.omedit) self.lefttoolbar.addAction(self.omoptim) self.lefttoolbar.addAction(self.conToeSim) - self.lefttoolbar.setIconSize(QSize(48, 48)) - self.lefttoolbar.setToolButtonStyle(QtCore.Qt.ToolButtonTextUnderIcon) - - def apply_dark_theme(self): - """Applies a premium, modern dark theme everywhere using only supported QSS properties.""" - premium_dark_stylesheet = """ - QMainWindow { - background: qlineargradient(x1:0, y1:0, x2:1, y2:1, - stop:0 #0a0e1a, stop:0.3 #1a1d29, stop:0.7 #1e2124, stop:1 #0f1419); - color: #e8eaed; - font-family: 'Inter', 'Segoe UI', 'Roboto', 'Arial', sans-serif; - font-size: 13px; - font-weight: 500; - } - QDockWidget { - background: qlineargradient(x1:0, y1:0, x2:0, y2:1, - stop:0 #23273a, stop:1 #181b24); - color: #e8eaed; - border: 1px solid #23273a; - border-radius: 14px; - } - QDockWidget::title { - text-align: center; - background: qlineargradient(x1:0, y1:0, x2:1, y2:0, - stop:0 #23273a, stop:1 #181b24); - color: #40c4ff; - border-radius: 14px 14px 0 0; - padding: 12px 16px; - font-weight: 700; - font-size: 16px; - letter-spacing: 0.5px; - border-bottom: 1px solid #23273a; - } - QGroupBox { - background: qlineargradient(x1:0, y1:0, x2:0, y2:1, - stop:0 #23273a, stop:1 #181b24); - border: 1px solid #23273a; - border-radius: 14px; - margin-top: 24px; - color: #e8eaed; - font-weight: 600; - padding-top: 16px; - } - QGroupBox::title { - subcontrol-origin: margin; - subcontrol-position: top left; - padding: 8px 16px 4px 16px; - color: #40c4ff; - background: transparent; - font-weight: 700; - font-size: 15px; - letter-spacing: 0.5px; - } - QToolBar { - background: qlineargradient(x1:0, y1:0, x2:0, y2:1, - stop:0 #23273a, stop:1 #181b24); - border: 1px solid #23273a; - border-radius: 12px; - color: #e8eaed; - padding: 10px 16px; - spacing: 10px; - margin: 4px; - } - QToolBar::separator { - background: #23273a; - width: 1px; - margin: 8px 12px; - } - QToolButton { - background: qlineargradient(x1:0, y1:0, x2:0, y2:1, - stop:0 #23273a, stop:1 #181b24); - border: 1px solid #23273a; - color: #e8eaed; - padding: 12px 12px 8px 12px; - margin: 6px 3px; - border-radius: 10px; - font-weight: 600; - font-size: 13px; - letter-spacing: 0.3px; - } - QToolButton:hover { - background: #40c4ff; - color: #181b24; - border: 1.5px solid #40c4ff; - } - QToolButton:pressed, QToolButton:checked { - background: #1976d2; - color: #fff; - border: 1.5px solid #1976d2; - } - QLabel { - color: #e8eaed; - font-weight: 500; - font-size: 13px; - letter-spacing: 0.2px; - } - QMenuBar { - background: qlineargradient(x1:0, y1:0, x2:0, y2:1, - stop:0 #23273a, stop:1 #181b24); - border: none; - border-bottom: 1px solid #23273a; - color: #e8eaed; - font-weight: 600; - } - QMenuBar::item { - background: transparent; - color: #e8eaed; - padding: 10px 20px; - border-radius: 8px; - margin: 2px; - font-weight: 600; - } - QMenuBar::item:selected { - background: #23273a; - color: #40c4ff; - } - QMenu { - background: qlineargradient(x1:0, y1:0, x2:0, y2:1, - stop:0 #23273a, stop:1 #181b24); - color: #e8eaed; - border: 1px solid #23273a; - border-radius: 12px; - padding: 8px; - } - QMenu::item { - padding: 10px 24px; - border-radius: 8px; - margin: 2px; - font-weight: 600; - } - QMenu::item:selected { - background: #40c4ff; - color: #181b24; - } - QMenu::separator { - height: 1px; - background: #23273a; - margin: 8px 16px; - } - QTreeWidget, QTreeView, QListView { - background: qlineargradient(x1:0, y1:0, x2:0, y2:1, - stop:0 #23273a, stop:1 #181b24); - color: #e8eaed; - border: 1px solid #23273a; - border-radius: 12px; - selection-background-color: #40c4ff; - selection-color: #181b24; - font-weight: 600; - padding: 4px; - } - QTreeView::item, QListView::item { - padding: 8px 12px; - border-radius: 8px; - margin: 1px; - } - QTreeView::item:hover, QListView::item:hover { - background: #23273a; - color: #40c4ff; - } - QTreeView::item:selected, QListView::item:selected { - background: #40c4ff; - color: #181b24; - font-weight: 700; - } - QHeaderView::section { - background: qlineargradient(x1:0, y1:0, x2:1, y2:0, - stop:0 #23273a, stop:1 #181b24); - color: #40c4ff; - font-weight: 700; - font-size: 17px; - border: none; - border-radius: 12px 12px 0 0; - padding: 12px 0px 12px 18px; - letter-spacing: 0.5px; - } - QTabBar::tab { - background: qlineargradient(x1:0, y1:0, x2:0, y2:1, - stop:0 #23273a, stop:1 #181b24); - color: #b0b3b8; - border: 1px solid #23273a; - border-bottom: none; - border-top-left-radius: 12px; - border-top-right-radius: 12px; - padding: 12px 28px; - margin-right: 4px; - font-weight: 600; - font-size: 13px; - letter-spacing: 0.3px; - } - QTabBar::tab:selected { - background: #40c4ff; - color: #181b24; - border: 1px solid #40c4ff; - border-bottom: 3px solid #40c4ff; - font-weight: 700; - } - QTabBar::tab:hover:!selected { - background: #23273a; - color: #e8eaed; - } - QTabWidget::pane { - border: 1px solid #23273a; - border-radius: 0 12px 12px 12px; - background: qlineargradient(x1:0, y1:0, x2:0, y2:1, - stop:0 #23273a, stop:1 #181b24); - } - QTextEdit, QLineEdit, QPlainTextEdit { - background: qlineargradient(x1:0, y1:0, x2:0, y2:1, - stop:0 #23273a, stop:1 #181b24); - color: #e8eaed; - border: 1px solid #23273a; - border-radius: 10px; - padding: 12px 16px; - font-weight: 500; - font-size: 13px; - selection-background-color: #40c4ff; - selection-color: #181b24; - } - QTextEdit:focus, QLineEdit:focus, QPlainTextEdit:focus { - border: 2px solid #40c4ff; - background: #181b24; - } - QDialog { - background: qlineargradient(x1:0, y1:0, x2:1, y2:1, - stop:0 #23273a, stop:1 #181b24); - color: #e8eaed; - border: 1px solid #23273a; - border-radius: 16px; - } - QPushButton { - background: qlineargradient(x1:0, y1:0, x2:0, y2:1, - stop:0 #40c4ff, stop:1 #1976d2); - color: #181b24; - border: 1px solid #40c4ff; - padding: 12px 24px; - border-radius: 10px; - font-weight: 700; - font-size: 13px; - letter-spacing: 0.5px; - } - QPushButton:hover { - background: #1976d2; - color: #fff; - border: 1.5px solid #1976d2; - } - QPushButton:pressed { - background: #23273a; - color: #40c4ff; - border: 1.5px solid #40c4ff; - } - QPushButton:disabled { - background: #23273a; - color: #888; - border: 1px solid #23273a; - } - QStatusBar { - background: qlineargradient(x1:0, y1:0, x2:1, y2:0, - stop:0 #23273a, stop:1 #181b24); - color: #b0b3b8; - border: none; - border-top: 1px solid #23273a; - padding: 8px 16px; - font-weight: 600; - font-size: 12px; - letter-spacing: 0.3px; - } - QScrollBar:vertical, QScrollBar:horizontal { - background: #23273a; - border-radius: 6px; - margin: 0; - } - QScrollBar::handle:vertical, QScrollBar::handle:horizontal { - background: #40c4ff; - border-radius: 6px; - min-height: 30px; - min-width: 30px; - margin: 2px; - } - QScrollBar::handle:vertical:hover, QScrollBar::handle:horizontal:hover { - background: #1976d2; - } - QScrollBar::add-line, QScrollBar::sub-line { - background: none; - border: none; - } - QProgressBar { - background: #23273a; - border: 1px solid #23273a; - border-radius: 8px; - text-align: center; - color: #e8eaed; - font-weight: 600; - } - QProgressBar::chunk { - background: #40c4ff; - border-radius: 7px; - } - QComboBox { - background: #23273a; - border: 1px solid #23273a; - border-radius: 10px; - padding: 8px 16px; - color: #e8eaed; - font-weight: 600; - } - QComboBox:hover { - border: 1.5px solid #40c4ff; - background: #181b24; - } - QComboBox::drop-down { - border: none; - width: 30px; - } - QComboBox::down-arrow { - image: none; - border-left: 5px solid transparent; - border-right: 5px solid transparent; - border-top: 8px solid #40c4ff; - margin-right: 12px; - } - QSplitter::handle { - background: #23273a; - border-radius: 2px; - } - QSplitter::handle:hover { - background: #40c4ff; - } - QHeaderView::section:horizontal { - min-height: 36px; - } - QToolTip { - background: #23273a; - color: #e8eaed; - border: 1px solid #40c4ff; - border-radius: 8px; - padding: 8px 12px; - font-weight: 600; - font-size: 12px; - } - """ - self.setStyleSheet(premium_dark_stylesheet) + self.lefttoolbar.setOrientation(QtCore.Qt.Vertical) + self.lefttoolbar.setIconSize(QSize(40, 40)) def plotFlagPopBox(self): """This function displays a pop-up box with message- Do you want Ngspice plots? and oprions Yes and NO. @@ -1073,58 +722,16 @@ class MainView(QtWidgets.QWidget): # Area to be included in MainView self.noteArea = QtWidgets.QTextEdit() self.noteArea.setReadOnly(True) - self.noteArea.setAcceptRichText(True) - self.noteArea.setStyleSheet(""" - QTextEdit { - background: qlineargradient(x1:0, y1:0, x2:1, y2:1, - stop:0 #23273a, stop:1 #181b24); - color: #e8eaed; - border: 1.5px solid #23273a; - border-radius: 14px; - padding: 18px 24px; - font-family: 'Inter', 'Segoe UI', 'Roboto', 'Arial', sans-serif; - font-size: 15px; - font-weight: 500; - letter-spacing: 0.1px; - } - QTextEdit QScrollBar:vertical, QTextEdit QScrollBar:horizontal { - background: #23273a; - border-radius: 6px; - } - QTextEdit a { - color: #40c4ff; - text-decoration: none; - font-weight: 600; - } - """) - welcome_html = ''' -<div style="color: #e8eaed; background-color: transparent; font-family: 'Inter', 'Segoe UI', 'Roboto', 'Arial', sans-serif;"> - <h2 style="color: #e8eaed; margin-bottom: 16px; font-weight: 700; letter-spacing: 0.5px;"> - Welcome to <span style='color: #40c4ff; font-weight: 700;'>eSim</span> - </h2> - <p style="color: #e8eaed; margin-bottom: 14px; line-height: 1.6; font-weight: 500;"> - <b style="color: #40c4ff; font-weight: 700;">eSim</b> is an open source EDA tool for circuit design, simulation, analysis and PCB design.<br> - It is an integrated tool built using open source software such as - <a href="https://www.kicad.org/" style="color: #40c4ff; text-decoration: none; font-weight: 600;">KiCad</a>, - <a href="https://ngspice.sourceforge.io/" style="color: #40c4ff; text-decoration: none; font-weight: 600;">Ngspice</a>, - <a href="http://ghdl.free.fr" style="color: #40c4ff; text-decoration: none; font-weight: 600;">GHDL</a>, - <a href="https://www.veripool.org/verilator/" style="color: #40c4ff; text-decoration: none; font-weight: 600;">Verilator</a>, - <a href="https://www.makerchip.com/" style="color: #40c4ff; text-decoration: none; font-weight: 600;">Makerchip IDE</a>, and - <a href="https://skywater-pdk.rtfd.io/" style="color: #40c4ff; text-decoration: none; font-weight: 600;">SkyWater SKY130 PDK</a>.<br> - eSim source is released under <b style="color: #40c4ff; font-weight: 700;">GNU General Public License</b>. - </p> - <p style="color: #e8eaed; margin-bottom: 14px; line-height: 1.6; font-weight: 500;"> - This tool is developed by the <b style="color: #40c4ff; font-weight: 700;">eSim Team at FOSSEE, IIT Bombay</b>.<br> - To know more about eSim, please visit: - <a href="https://esim.fossee.in/" style="color: #40c4ff; text-decoration: none; font-weight: 600;">https://esim.fossee.in/</a>. - </p> - <p style="color: #e8eaed; margin-bottom: 14px; line-height: 1.6; font-weight: 500;"> - To discuss more about eSim, please visit: - <a href="https://forums.fossee.in/" style="color: #40c4ff; text-decoration: none; font-weight: 600;">https://forums.fossee.in/</a> - </p> -</div> -''' - self.noteArea.setHtml(welcome_html) + self.obj_appconfig.noteArea['Note'] = self.noteArea + self.obj_appconfig.noteArea['Note'].append( + ' eSim Started......') + self.obj_appconfig.noteArea['Note'].append('Project Selected : None') + self.obj_appconfig.noteArea['Note'].append('\n') + # CSS + self.noteArea.setStyleSheet(" \ + QWidget { border-radius: 15px; border: 1px \ + solid gray; padding: 5px; } \ + ") self.obj_dockarea = DockArea.DockArea() self.obj_projectExplorer = ProjectExplorer.ProjectExplorer() @@ -1148,21 +755,7 @@ class MainView(QtWidgets.QWidget): self.middleSplit.setSizes([self.width(), int(self.height() / 2)]) self.setLayout(self.mainLayout) -def ensure_config_directory(): - - if os.name == 'nt': - user_home = os.path.join('library', 'config') - else: - user_home = os.path.expanduser('~') - - esim_config_dir = os.path.join(user_home, '.esim') - - # Create directory if it doesn't exist - if not os.path.exists(esim_config_dir): - os.makedirs(esim_config_dir, exist_ok=True) - - return user_home - + # It is main function of the module and starts the application def main(args): """ @@ -1193,8 +786,7 @@ def main(args): else: user_home = os.path.expanduser('~') - user_home = ensure_config_directory() # Add this line - file = open(os.path.join(user_home, ".esim/workspace.txt"), 'w') + file = open(os.path.join(user_home, ".esim/workspace.txt"), 'r') work = int(file.read(1)) file.close() except IOError: @@ -1214,4 +806,4 @@ if __name__ == '__main__': try: main(sys.argv) except Exception as err: - print("Error: ", err) + print("Error: ", err)
\ No newline at end of file diff --git a/src/frontEnd/DockArea.py b/src/frontEnd/DockArea.py index 01e0d715..d73e556b 100755 --- a/src/frontEnd/DockArea.py +++ b/src/frontEnd/DockArea.py @@ -127,14 +127,14 @@ class DockArea(QtWidgets.QMainWindow): ) count = count + 1 - def ngspiceEditor(self, projName, netlist, simEndSignal): + def ngspiceEditor(self, projName, netlist, simEndSignal, plotFlag): """ This function creates widget for Ngspice window.""" global count self.ngspiceWidget = QtWidgets.QWidget() self.ngspiceLayout = QtWidgets.QVBoxLayout() self.ngspiceLayout.addWidget( - NgspiceWidget(netlist, simEndSignal) + NgspiceWidget(netlist, simEndSignal, plotFlag) ) # Adding to main Layout diff --git a/src/frontEnd/TerminalUi.py b/src/frontEnd/TerminalUi.py index 4c53548f..f838ae07 100644 --- a/src/frontEnd/TerminalUi.py +++ b/src/frontEnd/TerminalUi.py @@ -94,6 +94,7 @@ class TerminalUi(QtWidgets.QMainWindow): def redoSimulation(self): """This function reruns the ngspice simulation """ + self.Flag = "Flase" self.cancelSimulationButton.setEnabled(True) self.redoSimulationButton.setEnabled(False) @@ -107,6 +108,23 @@ class TerminalUi(QtWidgets.QMainWindow): self.simulationConsole.setText("") self.simulationCancelled = False + msg_box = QtWidgets.QMessageBox(self) + msg_box.setWindowTitle("Ngspice Plots") + msg_box.setText("Do you want Ngspice plots?") + + yes_button = msg_box.addButton("Yes", QtWidgets.QMessageBox.YesRole) + no_button = msg_box.addButton("No", QtWidgets.QMessageBox.NoRole) + + msg_box.exec_() + + if msg_box.clickedButton() == yes_button: + self.Flag = True + else: + self.Flag = False + + # Emit a custom signal with name plotFlag2 depending upon the Flag + self.qProcess.setProperty("plotFlag2", self.Flag) + self.qProcess.start('ngspice', self.args) def changeColor(self): diff --git a/src/kicadtoNgspice/Model.py b/src/kicadtoNgspice/Model.py index 55a988c0..8be92dd9 100644 --- a/src/kicadtoNgspice/Model.py +++ b/src/kicadtoNgspice/Model.py @@ -75,94 +75,58 @@ class Model(QtWidgets.QWidget): print(value) print(key) - # Check if value is iterable + # VECTOR parameters if not isinstance(value, str) and hasattr(value, "__iter__"): - # For tag having vector value temp_tag = [] for item in value: + lbl = QtWidgets.QLabel(item) + modelgrid.addWidget(lbl, self.nextrow, 0) - paramLabel = QtWidgets.QLabel(item) - modelgrid.addWidget(paramLabel, self.nextrow, 0) - self.obj_trac.model_entry_var[ - self.nextcount - ] = QtWidgets.QLineEdit() - - self.obj_trac.model_entry_var[ - self.nextcount] = QtWidgets.QLineEdit() - self.obj_trac.model_entry_var[self.nextcount].setText( - "") + # create & store one QLineEdit + le = QtWidgets.QLineEdit() + self.obj_trac.model_entry_var[self.nextcount] = le + le.setText("") + # load any previous XML value try: for child in root: - if ( - child.text == line[2] - and child.tag == line[3] - ): - self.obj_trac.model_entry_var - [self.nextcount].setText(child[i].text) - self.entry_var[self.count].setText( - child[0].text) - i = i + 1 + if child.text == line[2] and child.tag == line[3]: + le.setText(child[i].text) + i += 1 except BaseException: pass - modelgrid.addWidget(self.entry_var[self.nextcount], - self.nextrow, 1) - modelgrid.addWidget( - self.obj_trac.model_entry_var[self.nextcount], - self.nextrow, - 1, ) + # add exactly one widget per row + modelgrid.addWidget(le, self.nextrow, 1) temp_tag.append(self.nextcount) - self.nextcount = self.nextcount + 1 - self.nextrow = self.nextrow + 1 + self.nextcount += 1 + self.nextrow += 1 tag_dict[key] = temp_tag + # SCALAR parameters else: - paramLabel = QtWidgets.QLabel(value) - modelgrid.addWidget(paramLabel, self.nextrow, 0) - self.obj_trac.model_entry_var[ - self.nextcount - ] = QtWidgets.QLineEdit() - - self.obj_trac.model_entry_var[ - self.nextcount] = QtWidgets.QLineEdit() - self.obj_trac.model_entry_var[self.nextcount].setText("") - - # CSS - modelbox.setStyleSheet( - " \ - QGroupBox { border: 1px solid gray; border-radius:\ - 9px; margin-top: 0.5em; } \ - QGroupBox::title { subcontrol-origin: margin; left:\ - 10px; padding: 0 3px 0 3px; } \ - " - ) - self.grid.addWidget(modelbox) + lbl = QtWidgets.QLabel(value) + modelgrid.addWidget(lbl, self.nextrow, 0) + + le = QtWidgets.QLineEdit() + self.obj_trac.model_entry_var[self.nextcount] = le + le.setText("") try: for child in root: if child.text == line[2] and child.tag == line[3]: - self.obj_trac.model_entry_var[ - self.nextcount - ].setText(child[i].text) - self.entry_var[self.count].setText( - child[0].text) - i = i + 1 + le.setText(child[i].text) + i += 1 except BaseException: pass - modelgrid.addWidget(self.entry_var[self.nextcount], - self.nextrow, 1) - modelgrid.addWidget( - self.obj_trac.model_entry_var[self.nextcount], - self.nextrow, - 1, ) + modelgrid.addWidget(le, self.nextrow, 1) - tag_dict[key] = self.nextcount - self.nextcount = self.nextcount + 1 - self.nextrow = self.nextrow + 1 + tag_dict[key] = self.nextcount + self.nextcount += 1 + self.nextrow += 1 self.end = self.nextcount - 1 modelbox.setLayout(modelgrid) diff --git a/src/maker/ModelGeneration.py b/src/maker/ModelGeneration.py index 7dce1de7..f6afd5c0 100755 --- a/src/maker/ModelGeneration.py +++ b/src/maker/ModelGeneration.py @@ -167,6 +167,12 @@ class ModelGeneration(QtWidgets.QWidget): code = code.replace("wire", " ") code = code.replace("reg", " ") + + header_re = re.compile(r'module\s+\w+\s*\((.*?)\)\s*;', re.S) + def _split_ports(match): + # add a newline after every comma that is inside the header + return match.group(0).replace(',', ',\n') + code = header_re.sub(_split_ports, code) vlog_ex = vlog.VerilogExtractor() vlog_mods = vlog_ex.extract_objects_from_source(code) f = open(self.modelpath + "connection_info.txt", 'w') @@ -718,7 +724,7 @@ and set the load for input ports */ int foo_''' + self.fname.split('.')[0] + '''(int init,int count) { int argc=1; - char* argv[]={"fullverbose"}; + const char* argv[]={"fullverbose"}; Verilated::commandArgs(argc, argv); static VerilatedContext* contextp = new VerilatedContext; static V''' + self.fname.split('.')[0] + "* " + \ diff --git a/src/maker/createkicad.py b/src/maker/createkicad.py index 3f30e835..ccc19719 100644 --- a/src/maker/createkicad.py +++ b/src/maker/createkicad.py @@ -189,9 +189,14 @@ class AutoSchematic: def createSym(self): ''' creating the symbol + (pins snapped to KiCad-6 grid) ''' - self.dist_port = 2.54 # Distance between two ports (mil) - self.inc_size = 2.54 # Increment size of a block (mil) + self.grid = 0.635 + self.dist_port = 4 * self.grid # Distance between two ports # 100 mil (= 2.54 mm) + self.inc_size = self.dist_port # Increment size of a block (mil) + def snap(val): + snapped = round(float(val) / self.grid) * self.grid + return f"{snapped:.3f}" cwd = os.getcwd() os.chdir(self.lib_loc) print("Changing directory to ", self.lib_loc) @@ -250,7 +255,7 @@ class AutoSchematic: draw_pos = \ [w.replace('comp_name', f"{self.modelname}_0_1") for w in draw_pos] - draw_pos[8] = str(float(draw_pos[8]) + # previously it is (-) + draw_pos[8] = snap(float(draw_pos[8]) + # previously it is (-) float(self.findBlockSize() * self.inc_size)) draw_pos_rec = draw_pos[8] @@ -265,6 +270,8 @@ class AutoSchematic: input_port = input_port.split() output_port = self.template["output_port"] output_port = output_port.split() + input_port[3] = snap(float(input_port[3])) + output_port[3] = snap(float(output_port[3])) inputs = self.portInfo[0: self.input_length] outputs = self.portInfo[self.input_length:] inputName = [] @@ -298,7 +305,7 @@ class AutoSchematic: input_port[9] = f"\"{inputName[i]}\"" input_port[13] = f"\"{str(i + 1)}\"" input_port[4] = \ - str(float(input_port[4]) - float(self.dist_port)) + snap(float(input_port[4]) - float(self.dist_port)) input_list = ' '.join(input_port) port_list.append(input_list) j = j + 1 @@ -307,7 +314,7 @@ class AutoSchematic: output_port[9] = f"\"{outputName[i - inputs]}\"" output_port[13] = f"\"{str(i + 1)}\"" output_port[4] = \ - str(float(output_port[4]) - float(self.dist_port)) + snap(float(output_port[4]) - float(self.dist_port)) output_list = ' '.join(output_port) port_list.append(output_list) diff --git a/src/ngspiceSimulation/NgspiceWidget.py b/src/ngspiceSimulation/NgspiceWidget.py index 94368cdd..dd2607cd 100644 --- a/src/ngspiceSimulation/NgspiceWidget.py +++ b/src/ngspiceSimulation/NgspiceWidget.py @@ -7,7 +7,7 @@ from frontEnd import TerminalUi # This Class creates NgSpice Window class NgspiceWidget(QtWidgets.QWidget): - def __init__(self, netlist, simEndSignal): + def __init__(self, netlist, simEndSignal, plotFlag): """ - Creates constructor for NgspiceWidget class. - Creates NgspiceWindow and runs the process @@ -27,12 +27,18 @@ class NgspiceWidget(QtWidgets.QWidget): self.projDir = self.obj_appconfig.current_project["ProjectName"] self.args = ['-b', '-r', netlist.replace(".cir.out", ".raw"), netlist] print("Argument to ngspice: ", self.args) + self.projPath = self.projDir self.process = QtCore.QProcess(self) self.terminalUi = TerminalUi.TerminalUi(self.process, self.args) self.layout = QtWidgets.QVBoxLayout(self) self.layout.addWidget(self.terminalUi) + # Receiving the plotFlag + self.plotFlag = plotFlag + print("Value of plotFlag: ", self.plotFlag) + self.command = netlist + self.process.setWorkingDirectory(self.projDir) self.process.setProcessChannelMode(QtCore.QProcess.MergedChannels) self.process.readyRead.connect(self.readyReadAll) @@ -166,4 +172,57 @@ class NgspiceWidget(QtWidgets.QWidget): self.terminalUi.simulationConsole.verticalScrollBar().maximum() ) + """ Get the plotFlag from process if it exists, otherwise use current plotFlag, plotFlag2 is for pop which appears when resimulate is clicked on ngSpice window """ + newPlotFlag = self.process.property("plotFlag") + if newPlotFlag is not None: + self.plotFlag = newPlotFlag + + newPlotFlag2 = self.process.property("plotFlag2") + if newPlotFlag2 is not None: + self.plotFlag = newPlotFlag2 + + if self.plotFlag: + self.plotFlagFunc(self.projPath, self.command) + simEndSignal.emit(exitStatus, exitCode) + + def plotFlagFunc(self,projPath,command): + if self.plotFlag == True: + print("reached here too") + if os.name == 'nt': + parser_nghdl = ConfigParser() + parser_nghdl.read( + os.path.join('library', 'config', '.nghdl', 'config.ini') + ) + + msys_home = parser_nghdl.get('COMPILER', 'MSYS_HOME') + + tempdir = os.getcwd() + projPath = self.obj_appconfig.current_project["ProjectName"] + os.chdir(projPath) + self.command = 'cmd /c ' + '"start /min ' + \ + msys_home + "/usr/bin/mintty.exe ngspice -p " + command + '"' + + self.process.start(self.command) + os.chdir(tempdir) + else: + print("reached .. 4") + self.commandi = "cd " + projPath + \ + ";ngspice -r " + command.replace(".cir.out", ".raw") + \ + " " + command + self.xtermArgs = ['-hold', '-e', self.commandi] + print("xTerm") + + self.xtermProcess = QtCore.QProcess(self) + self.xtermProcess.start('xterm', self.xtermArgs) + + self.obj_appconfig.process_obj.append(self.xtermProcess) + print(self.obj_appconfig.proc_dict) + ( + self.obj_appconfig.proc_dict + [self.obj_appconfig.current_project['ProjectName']].append( + self.xtermProcess.pid()) + ) + + self.gawProcess.start('sh', ['-c', self.gawCommand]) + print("last:", self.gawCommand) |
