Example/logic_gates/inverter_gate.vhdl


1
2
3
4
5
6
7
8
9
10
11
12
13
14

library ieee;
use ieee.std_logic_1164.all;

entity inverter_gate is
    port ( i: in std_logic;
           o: out std_logic);
end inverter_gate;

architecture beh of inverter_gate is
begin
    o <= not i;
end beh;