Example/full_adder/full_adder_sl_slv.vhdl


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
 
entity full_adder_sl_slv is
  port (
    i_bit1  : in std_logic;
    i_bit2  : in std_logic;
    i_bit3  : in std_logic_vector(0 downto 0);
    o_sum   : out std_logic;
    o_carry : out std_logic_vector(0 downto 0)
    );
end full_adder_sl_slv;
 
architecture rtl of full_adder_sl_slv is
begin
  o_sum   <= i_bit1 xor i_bit2 xor i_bit3(0);
  o_carry(0) <= (i_bit1 and i_bit2) or (i_bit2 and i_bit3(0)) or (i_bit3(0) and i_bit1);
end rtl;