summaryrefslogtreecommitdiff
path: root/Example/esim_trial_xor
diff options
context:
space:
mode:
authorfossee2019-09-03 11:07:32 +0530
committerfossee2019-09-03 11:07:32 +0530
commitf8d3dbc8c0f1c59a0546998cb9365e5c291dca07 (patch)
tree28f0d2fe7f00f1ee854e411b82689eae861a9c52 /Example/esim_trial_xor
parent491e95ad13764229c3e27dfb625c5dbef9ddec59 (diff)
downloadnghdl-f8d3dbc8c0f1c59a0546998cb9365e5c291dca07.tar.gz
nghdl-f8d3dbc8c0f1c59a0546998cb9365e5c291dca07.tar.bz2
nghdl-f8d3dbc8c0f1c59a0546998cb9365e5c291dca07.zip
added examples and modified server
Diffstat (limited to 'Example/esim_trial_xor')
-rw-r--r--Example/esim_trial_xor/esim_trial_xor.vhdl15
1 files changed, 15 insertions, 0 deletions
diff --git a/Example/esim_trial_xor/esim_trial_xor.vhdl b/Example/esim_trial_xor/esim_trial_xor.vhdl
new file mode 100644
index 0000000..ff9190c
--- /dev/null
+++ b/Example/esim_trial_xor/esim_trial_xor.vhdl
@@ -0,0 +1,15 @@
+library ieee;
+use ieee.std_logic_1164.all;
+
+entity esim_trial_xor is
+ port (a : in std_logic_vector(0 downto 0);
+ b : in std_logic_vector(0 downto 0);
+ c : out std_logic_vector(0 downto 0));
+ end esim_trial_xor;
+
+ architecture rtl of esim_trial_xor is
+ begin
+
+ c <= a xor b;
+
+ end rtl;