summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRahul Paknikar2019-06-25 09:48:12 +0530
committerGitHub2019-06-25 09:48:12 +0530
commitbfd56aecafe2cbc0693aaa2adf514f2270843969 (patch)
tree4f90d9dba96b810199a79b9690384a4782a4a9e2
parent3bc50a214b4dbac28cbe980f631ec9ac4c6735fc (diff)
downloadnghdl-bfd56aecafe2cbc0693aaa2adf514f2270843969.tar.gz
nghdl-bfd56aecafe2cbc0693aaa2adf514f2270843969.tar.bz2
nghdl-bfd56aecafe2cbc0693aaa2adf514f2270843969.zip
Add files via upload
-rw-r--r--Example/half_adder/trial_ha.vhdl17
1 files changed, 17 insertions, 0 deletions
diff --git a/Example/half_adder/trial_ha.vhdl b/Example/half_adder/trial_ha.vhdl
new file mode 100644
index 0000000..30e7938
--- /dev/null
+++ b/Example/half_adder/trial_ha.vhdl
@@ -0,0 +1,17 @@
+library ieee;
+use ieee.std_logic_1164.all;
+use ieee.numeric_std.all;
+
+entity trial_ha is
+ port (
+ i_bit : in std_logic_vector(1 downto 0);
+ o_sum : out std_logic_vector(0 downto 0);
+ o_carry : out std_logic_vector(0 downto 0)
+ );
+end trial_ha;
+
+architecture rtl of trial_ha is
+begin
+ o_sum <= i_bit(0) xor i_bit(1);
+ o_carry <= i_bit(0) and i_bit(1);
+end rtl; \ No newline at end of file