blob: 6c04271b5cef7d1ecf8f187cc1f0a97201ee6a29 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
|
/*
* USRP - Universal Software Radio Peripheral
*
* Copyright (C) 2003,2004 Free Software Foundation, Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
*/
#ifndef INCLUDED_FPGA_REV1_H
#define INCLUDED_FPGA_REV1_H
void fpga_set_reset (unsigned char v);
void fpga_set_tx_enable (unsigned char v);
void fpga_set_rx_enable (unsigned char v);
void fpga_set_tx_reset (unsigned char v);
void fpga_set_rx_reset (unsigned char v);
unsigned char fpga_has_room_for_packet (void);
unsigned char fpga_has_packet_avail (void);
#if (UC_BOARD_HAS_FPGA)
/*
* return TRUE iff FPGA internal fifo has room for 512 bytes.
*/
#define fpga_has_room_for_packet() (GPIFREADYSTAT & bmFPGA_HAS_SPACE)
/*
* return TRUE iff FPGA internal fifo has at least 512 bytes available.
*/
#define fpga_has_packet_avail() (GPIFREADYSTAT & bmFPGA_PKT_AVAIL)
#else /* no FPGA on board. fake it. */
#define fpga_has_room_for_packet() TRUE
#define fpga_has_packet_avail() TRUE
#endif
#define fpga_clear_flags() \
do { \
USRP_PE |= bmPE_FPGA_CLR_STATUS; \
USRP_PE &= ~bmPE_FPGA_CLR_STATUS; \
} while (0)
#endif /* INCLUDED_FPGA_REV1_H */
|
