/usrp2/fpga/opencores/spi/bench/verilog/

• ../
• CVS
• spi_slave_model.v
• tb_spi_top.v
• wb_master_model.v