/usrp2/fpga/opencores/i2c/rtl/verilog/

• ../
• CVS
• i2c_master_bit_ctrl.v
• i2c_master_byte_ctrl.v
• i2c_master_defines.v
• i2c_master_top.v
• timescale.v