/usrp2/fpga/opencores/aemb/sim/verilog/