summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
Diffstat
-rw-r--r--usrp2/firmware/lib/Makefile.am1
-rwxr-xr-xusrp2/firmware/lib/db_dbsrx.c378
-rw-r--r--usrp2/firmware/lib/db_init.c2
3 files changed, 381 insertions, 0 deletions
diff --git a/usrp2/firmware/lib/Makefile.am b/usrp2/firmware/lib/Makefile.am
index 4c2633080..247123d62 100644
--- a/usrp2/firmware/lib/Makefile.am
+++ b/usrp2/firmware/lib/Makefile.am
@@ -29,6 +29,7 @@ libu2fw_a_SOURCES = \
buffer_pool.c \
clocks.c \
db_basic.c \
+ db_dbsrx.c \
db_init.c \
db_rfx.c \
db_tvrx.c \
diff --git a/usrp2/firmware/lib/db_dbsrx.c b/usrp2/firmware/lib/db_dbsrx.c
new file mode 100755
index 000000000..877e40337
--- /dev/null
+++ b/usrp2/firmware/lib/db_dbsrx.c
@@ -0,0 +1,378 @@
+/* -*- c++ -*- */
+/*
+ * Copyright 2009 Free Software Foundation, Inc.
+ *
+ * This program is free software: you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation, either version 3 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include <i2c.h>
+#include <db_base.h>
+#include <lsdac.h>
+#include <memory_map.h>
+#include <clocks.h>
+#include <stdio.h>
+
+#define min(X,Y) ((X) < (Y) ? (X) : (Y))
+#define max(X,Y) ((X) > (Y) ? (X) : (Y))
+
+//#include <math.h> //round, log10
+
+#define I2C_ADDR 0x67
+#define REFCLK_DIVISOR 25 // Gives a 4 MHz clock
+#define REFCLK_FREQ MASTER_CLK_RATE/REFCLK_DIVISOR
+
+#define VMAXGAIN .75
+#define VMINGAIN 2.6
+#define RFGAINMAX 60
+#define BBGAINMAX 24
+#define DACFULLSCALE 3.3
+
+bool db_dbsrx_init(struct db_base *db);
+bool db_dbsrx_set_freq(struct db_base *db, u2_fxpt_freq_t freq, u2_fxpt_freq_t *dc);
+bool db_dbsrx_set_gain(struct db_base *db, u2_fxpt_gain_t gain);
+
+struct db_dbsrx_common {
+ int d_n;
+ int d_div2;
+ int d_osc;
+ int d_cp;
+ int d_r;
+ int d_r_int;
+ int d_fdac;
+ int d_m;
+ int d_dl;
+ int d_ade;
+ int d_adl;
+ int d_gc1;
+ int d_gc2;
+ int d_diag;
+};
+
+struct db_dbsrx_dummy {
+ struct db_base base;
+ struct db_dbsrx_common common;
+};
+
+struct db_dbsrx {
+ struct db_base base;
+ struct db_dbsrx_common common;
+};
+
+struct db_dbsrx db_dbsrx = {
+ .base.dbid = 0x000d,
+ .base.is_tx = false,
+ .base.output_enables = 0x0000,
+ .base.used_pins = 0x0000,
+ .base.freq_min = U2_DOUBLE_TO_FXPT_FREQ(500e6),
+ .base.freq_max = U2_DOUBLE_TO_FXPT_FREQ(2.6e9),
+ .base.gain_min = U2_DOUBLE_TO_FXPT_GAIN(0),
+ .base.gain_max = U2_DOUBLE_TO_FXPT_GAIN(RFGAINMAX+BBGAINMAX),
+ .base.gain_step_size = U2_DOUBLE_TO_FXPT_GAIN(1),
+ .base.is_quadrature = true,
+ .base.i_and_q_swapped = false,
+ .base.spectrum_inverted = false,
+ //.base.lo_offset = U2_DOUBLE_TO_FXPT_FREQ(0),
+ .base.init = db_dbsrx_init,
+ .base.set_freq = db_dbsrx_set_freq,
+ .base.set_gain = db_dbsrx_set_gain,
+ .base.set_tx_enable = 0,
+ .base.atr_mask = 0x0000,
+ .base.atr_txval = 0,
+ .base.atr_rxval = 0,
+ //.base.atr_tx_delay =
+ //.base.atr_rx_delay =
+ .common.d_n = 950,
+ .common.d_div2 = 0,
+ .common.d_osc = 5,
+ .common.d_cp = 3,
+ .common.d_r = 4,
+ .common.d_r_int = 1,
+ .common.d_fdac = 127,
+ .common.d_m = 2,
+ .common.d_dl = 1,
+ .common.d_ade = 0,
+ .common.d_adl = 0,
+ .common.d_gc1 = 0,
+ .common.d_gc2 = 31,
+ .common.d_diag = 0,
+};
+
+bool
+db_dbsrx_init(struct db_base *dbb){
+ struct db_dbsrx_dummy *db = (struct db_dbsrx_dummy *) dbb;
+ db->base.set_gain(dbb, (db->base.gain_max - db->base.gain_min)/2);
+ clocks_enable_rx_dboard(true, REFCLK_DIVISOR); // Gives 4 MHz clock
+ return true;
+}
+
+/**************************************************
+ * Registers
+ **************************************************/
+int
+_read_adc (void){
+ unsigned char readback[2];
+ i2c_read(I2C_ADDR, readback, 2*sizeof(unsigned char));
+ int adc_val = (readback[0] >> 2)&7;
+ printf("ADC: %d\n",adc_val);
+ return adc_val;
+}
+
+void
+_write_reg (int regno, int v){
+ //regno is in [0,5], v is value to write to register"""
+ //assert (0 <= regno && regno <= 5);
+ int args[2];
+ args[0] = regno;
+ args[1] = v;
+ //TODO usrp()->write_i2c (d_i2c_addr, int_seq_to_str (args));
+ i2c_write(I2C_ADDR, (unsigned char*)args, 2*sizeof(char));
+}
+
+void
+_send_reg(struct db_dbsrx_dummy *db, int regno){
+ //assert(0 <= regno && regno <= 5);
+ if(regno == 0)
+ _write_reg(0,(db->common.d_div2<<7) + (db->common.d_n>>8));
+ if(regno == 1)
+ _write_reg(1,db->common.d_n & 255);
+ if(regno == 2)
+ _write_reg(2,db->common.d_osc + (db->common.d_cp<<3) + (db->common.d_r_int<<5));
+ if(regno == 3)
+ _write_reg(3,db->common.d_fdac);
+ if(regno == 4)
+ _write_reg(4,db->common.d_m + (db->common.d_dl<<5) + (db->common.d_ade<<6) + (db->common.d_adl<<7));
+ if(regno == 5)
+ _write_reg(5,db->common.d_gc2 + (db->common.d_diag<<5));
+}
+
+/**************************************************
+ * Helpers for setting the freq
+ **************************************************/
+void
+_set_div2(struct db_dbsrx_dummy *db, int div2){
+ // assert(div2 == 0 || div2 == 1);
+ db->common.d_div2 = div2;
+ _send_reg(db, 0);
+}
+
+// FIXME How do we handle ADE and ADL properly?
+void
+_set_ade(struct db_dbsrx_dummy *db, int ade){
+ // assert(ade == 0 || ade == 1);
+ db->common.d_ade = ade;
+ _send_reg(db, 4);
+}
+
+void
+_set_r(struct db_dbsrx_dummy *db, int r){
+ // assert(r>=0 && r<128);
+ db->common.d_r = r;
+ // db->common.d_r_int = round(log10(r)/log10(2)) - 1;
+ _send_reg(db, 2);
+}
+
+void
+_set_n(struct db_dbsrx_dummy *db, int n){
+ // assert(n>256 && n<32768);
+ db->common.d_n = n;
+ _send_reg(db, 0);
+ _send_reg(db, 1);
+}
+
+void
+_set_osc(struct db_dbsrx_dummy *db, int osc){
+ // assert(osc>=0 && osc<8);
+ db->common.d_osc = osc;
+ _send_reg(db, 2);
+}
+
+void
+_set_cp(struct db_dbsrx_dummy *db, int cp){
+ // assert(cp>=0 && cp<4);
+ db->common.d_cp = cp;
+ _send_reg(db, 2);
+}
+
+/**************************************************
+ * Set the freq
+ **************************************************/
+bool
+db_dbsrx_set_freq(struct db_base *dbb, u2_fxpt_freq_t freq, u2_fxpt_freq_t *dc){
+ struct db_dbsrx_dummy *db = (struct db_dbsrx_dummy *) dbb;
+
+ if(!(freq>=db->base.freq_min && freq<=db->base.freq_max)) {
+ return false;
+ }
+ /*
+ double vcofreq;
+ if(freq<1150e6) {
+ _set_div2(db, 0);
+ vcofreq = 4 * freq;
+ }
+ else {
+ _set_div2(db, 1);
+ vcofreq = 2 * freq;
+ }
+
+ _set_ade(db, 1);
+ int rmin = max(2, (int)(REFCLK_FREQ/2e6));
+ int rmax = min(128, (int)(REFCLK_FREQ/500e3));
+ int r = 2;
+ int n = 0;
+ int best_r = 2;
+ int best_n = 0;
+ int best_delta = 10e6;
+ int delta;
+
+ while(r <= rmax) {
+ n = round(freq/(REFCLK_FREQ/r));
+ if(r<rmin || n<256) {
+ r = r * 2;
+ continue;
+ }
+ delta = (int)fabs(n*REFCLK_FREQ/r - freq);
+ if(delta < 75e3) {
+ best_r = r;
+ best_n = n;
+ break;
+ }
+ if(delta < best_delta*0.9) {
+ best_r = r;
+ best_n = n;
+ best_delta = delta;
+ }
+ r = r * 2;
+ }
+ _set_r(db, best_r);
+
+ _set_n(db, round(best_n));
+
+ int vco;
+ if(vcofreq < 2433e6)
+ vco = 0;
+ else if(vcofreq < 2711e6)
+ vco=1;
+ else if(vcofreq < 3025e6)
+ vco=2;
+ else if(vcofreq < 3341e6)
+ vco=3;
+ else if(vcofreq < 3727e6)
+ vco=4;
+ else if(vcofreq < 4143e6)
+ vco=5;
+ else if(vcofreq < 4493e6)
+ vco=6;
+ else
+ vco=7;
+
+ _set_osc(db, vco);
+
+ // Set CP current
+ int adc_val = 0;
+ int bytes[2];
+ bytes[0] = 0;
+ bytes[1] = 0;
+ while(adc_val == 0 || adc_val == 7) {
+
+ i2c_read(I2C_ADDR, (unsigned char*)bytes, 2*sizeof(char));
+ _read_status(bytes);
+ adc_val = bytes[0] >> 2;
+ if(adc_val == 0) {
+ if(vco <= 0) {
+ return false;
+ }
+ else {
+ vco = vco - 1;
+ }
+ }
+ else if(adc_val == 7) {
+ if(vco >= 7) {
+ return false;
+ }
+ else {
+ vco = vco + 1;
+ }
+ }
+ _set_osc(db, vco);
+ }
+
+ if(adc_val == 1 || adc_val == 2) {
+ _set_cp(db, 1);
+ }
+ else if(adc_val == 3 || adc_val == 4) {
+ _set_cp(db, 2);
+ }
+ else {
+ _set_cp(db, 3);
+ }
+
+ *dc = db->common.d_n * REFCLK_FREQ / db->common.d_r;
+ return true;
+
+ */
+}
+
+/**************************************************
+ * Helpers for setting the gain
+ **************************************************/
+
+void
+_set_gc2(struct db_dbsrx_dummy *db, int gc2){
+ // assert(gc2<32 && gc2>=0);
+ db->common.d_gc2 = gc2;
+ _send_reg(db, 5);
+}
+
+/**************************************************
+ * Set the gain
+ **************************************************/
+bool
+db_dbsrx_set_gain(struct db_base *dbb, u2_fxpt_gain_t gain){
+ struct db_dbsrx_dummy *db = (struct db_dbsrx_dummy *) dbb;
+
+ u2_fxpt_gain_t rfgain, bbgain;
+
+ if(!(gain >= db->base.gain_min && gain <= db->base.gain_max)) {
+ return false;
+ }
+
+ if(gain < U2_DOUBLE_TO_FXPT_GAIN(RFGAINMAX)) {
+ rfgain = gain;
+ bbgain = 0;
+ }
+ else {
+ rfgain = U2_DOUBLE_TO_FXPT_GAIN(RFGAINMAX);
+ bbgain = gain - U2_DOUBLE_TO_FXPT_GAIN(RFGAINMAX);
+ }
+
+ int rf_gain_slope_q8 = 256 * 4096 * (VMAXGAIN-VMINGAIN) / RFGAINMAX / DACFULLSCALE;
+ int rf_gain_offset_q8 = 128 * 256 * 4096 * VMINGAIN / DACFULLSCALE;
+
+ int rfdac = (rfgain*rf_gain_slope_q8 + rf_gain_offset_q8)>>15;
+
+ printf("Set RF Gain %d, %d\n",rfgain,rfdac);
+ lsdac_write_rx(0,rfdac);
+
+ // Set GC2
+ int bb_gain_slope_q8 = 256*(0-31)/(BBGAINMAX-0); // -198
+ int bb_gain_offset_q8 = 256 * 31; // 7936
+
+ int gc2 = u2_fxpt_gain_round_to_int((bb_gain_slope_q8 * bbgain)>>8) + 31;
+ printf("Set BB Gain: %d, gc2 %d\n",bbgain,gc2);
+
+
+ _set_gc2(db, gc2);
+
+ return true;
+}
diff --git a/usrp2/firmware/lib/db_init.c b/usrp2/firmware/lib/db_init.c
index b5229161d..e6a52194a 100644
--- a/usrp2/firmware/lib/db_init.c
+++ b/usrp2/firmware/lib/db_init.c
@@ -48,6 +48,7 @@ extern struct db_base db_rfx_2400_rx;
extern struct db_base db_tvrx1;
extern struct db_base db_tvrx2;
extern struct db_base db_tvrx3;
+extern struct db_base db_dbsrx;
struct db_base *all_dboards[] = {
&db_basic_tx,
@@ -67,6 +68,7 @@ struct db_base *all_dboards[] = {
&db_tvrx1,
&db_tvrx2,
&db_tvrx3,
+ &db_dbsrx,
0
};
generated by cgit (git 2.34.1) at 2024-12-22 13:42:49 +0000