From 6c3f709174e8e4d5411f851cedb7d84c38d3b04a Mon Sep 17 00:00:00 2001
From: Tristan Gingold
Date: Fri, 20 Dec 2013 04:48:54 +0100
Subject: Import vests testsuite

---
 .../vests/vhdl-93/billowitch/compliant/tc778.vhd   | 77 ++++++++++++++++++++++
 1 file changed, 77 insertions(+)
 create mode 100644 testsuite/vests/vhdl-93/billowitch/compliant/tc778.vhd

(limited to 'testsuite/vests/vhdl-93/billowitch/compliant/tc778.vhd')

diff --git a/testsuite/vests/vhdl-93/billowitch/compliant/tc778.vhd b/testsuite/vests/vhdl-93/billowitch/compliant/tc778.vhd
new file mode 100644
index 0000000..8891fa4
--- /dev/null
+++ b/testsuite/vests/vhdl-93/billowitch/compliant/tc778.vhd
@@ -0,0 +1,77 @@
+
+-- Copyright (C) 2001 Bill Billowitch.
+
+-- Some of the work to develop this test suite was done with Air Force
+-- support.  The Air Force and Bill Billowitch assume no
+-- responsibilities for this software.
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: tc778.vhd,v 1.2 2001-10-26 16:30:00 paw Exp $
+-- $Revision: 1.2 $
+--
+-- ---------------------------------------------------------------------
+
+ENTITY c01s01b01x02p10n01i00778ent_a IS
+  port (  c1 : linkage integer;
+          c2 : linkage integer;
+          c3 : linkage integer;
+          c4 : linkage integer;
+          c5 : linkage integer);
+END c01s01b01x02p10n01i00778ent_a;
+
+ARCHITECTURE c01s01b01x02p10n01i00778arch_a OF c01s01b01x02p10n01i00778ent_a IS
+
+BEGIN
+  test : process
+  begin
+    wait;
+  end process test;
+END c01s01b01x02p10n01i00778arch_a;
+
+
+
+ENTITY c01s01b01x02p10n01i00778ent IS
+  port (p1 : in      integer;
+        p2 : out     integer;
+        p3 : inout   integer;
+        p4 : buffer  integer;
+        p5 : linkage integer);
+END c01s01b01x02p10n01i00778ent;
+
+ARCHITECTURE c01s01b01x02p10n01i00778arch OF c01s01b01x02p10n01i00778ent IS
+  component c01s01b01x02p10n01i00778ent_b
+    port (  c1 : linkage integer;
+            c2 : linkage integer;
+            c3 : linkage integer;
+            c4 : linkage integer;
+            c5 : linkage integer);
+  end component;
+  for L : c01s01b01x02p10n01i00778ent_b use entity work.c01s01b01x02p10n01i00778ent_a(c01s01b01x02p10n01i00778arch_a);
+BEGIN
+  L: c01s01b01x02p10n01i00778ent_b port map (p1, p2, p3, p4, p5); -- Expect_Success
+  TESTING: PROCESS
+  BEGIN
+    assert FALSE
+      report "***PASSED TEST: c01s01b01x02p10n01i00778"
+      severity NOTE;
+    wait;
+  END PROCESS TESTING;
+
+END c01s01b01x02p10n01i00778arch;
-- 
cgit