From 6c3f709174e8e4d5411f851cedb7d84c38d3b04a Mon Sep 17 00:00:00 2001
From: Tristan Gingold
Date: Fri, 20 Dec 2013 04:48:54 +0100
Subject: Import vests testsuite

---
 .../vests/vhdl-93/billowitch/compliant/tc3048.vhd  | 62 ++++++++++++++++++++++
 1 file changed, 62 insertions(+)
 create mode 100644 testsuite/vests/vhdl-93/billowitch/compliant/tc3048.vhd

(limited to 'testsuite/vests/vhdl-93/billowitch/compliant/tc3048.vhd')

diff --git a/testsuite/vests/vhdl-93/billowitch/compliant/tc3048.vhd b/testsuite/vests/vhdl-93/billowitch/compliant/tc3048.vhd
new file mode 100644
index 0000000..c1c3cb6
--- /dev/null
+++ b/testsuite/vests/vhdl-93/billowitch/compliant/tc3048.vhd
@@ -0,0 +1,62 @@
+
+-- Copyright (C) 2001 Bill Billowitch.
+
+-- Some of the work to develop this test suite was done with Air Force
+-- support.  The Air Force and Bill Billowitch assume no
+-- responsibilities for this software.
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: tc3048.vhd,v 1.2 2001-10-26 16:29:51 paw Exp $
+-- $Revision: 1.2 $
+--
+-- ---------------------------------------------------------------------
+
+ENTITY c12s02b04x00p03n01i03048ent IS
+END c12s02b04x00p03n01i03048ent;
+
+ARCHITECTURE c12s02b04x00p03n01i03048arch OF c12s02b04x00p03n01i03048ent IS
+  signal si:integer   := 14;
+  signal sr:real   := 1.4;
+  signal sb:bit   := '0';
+BEGIN
+  -- test for first port associated
+  bl2: block
+    port (i:integer:=4;r:real:=6.4;b:bit:='1');
+    port map (i=>si);
+  begin
+    assert (r=6.4)
+      report "Default expression for unassociated real port R incorrect"
+      severity failure;
+    assert (b='1')
+      report "Default expression for unassociated bit port B incorrect"         
+      severity failure;
+    TESTING: PROCESS
+    BEGIN
+      assert NOT( i=14 and r=6.4 and b='1' )
+        report "***PASSED TEST: c12s02b04x00p03n01i03048"
+        severity NOTE;
+      assert ( i=14 and r=6.4 and b='1' )
+        report "***FAILED TEST: c12s02b04x00p03n01i03048 - Unassociated and associated ports are not correctly evaluated for the ports of a block."
+        severity ERROR;
+      wait;
+    END PROCESS TESTING;
+  end block;
+
+END c12s02b04x00p03n01i03048arch;
-- 
cgit