index
:
ghdl/.git
master
VHDL 2008/93/87 simulator
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
vhdl
/
translate
/
trans-chap5.ads
Age
Commit message (
Collapse
)
Author
2015-12-18
Pass signal values to interfaces. 'sigptr' optimization.
Tristan Gingold
Improve simulation speed by about 20%.
2014-11-09
Split translation into child packages.
Tristan Gingold