1 files changed, 53 insertions, 0 deletions
diff --git a/testsuite/vests/vhdl-93/billowitch/compliant/tc1512.vhd b/testsuite/vests/vhdl-93/billowitch/compliant/tc1512.vhd
new file mode 100644
index 0000000..851b4fd
--- /dev/null
+++ b/testsuite/vests/vhdl-93/billowitch/compliant/tc1512.vhd
@@ -0,0 +1,53 @@
+
+-- Copyright (C) 2001 Bill Billowitch.
+
+-- Some of the work to develop this test suite was done with Air Force
+-- support.  The Air Force and Bill Billowitch assume no
+-- responsibilities for this software.
+
+-- This file is part of VESTs (Vhdl tESTs).
+
+-- VESTs is free software; you can redistribute it and/or modify it
+-- under the terms of the GNU General Public License as published by the
+-- Free Software Foundation; either version 2 of the License, or (at
+-- your option) any later version. 
+
+-- VESTs is distributed in the hope that it will be useful, but WITHOUT
+-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+-- for more details. 
+
+-- You should have received a copy of the GNU General Public License
+-- along with VESTs; if not, write to the Free Software Foundation,
+-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 
+
+-- ---------------------------------------------------------------------
+--
+-- $Id: tc1512.vhd,v 1.2 2001-10-26 16:29:41 paw Exp $
+-- $Revision: 1.2 $
+--
+-- ---------------------------------------------------------------------
+
+ENTITY c08s09b00x00p02n01i01512ent IS
+END c08s09b00x00p02n01i01512ent;
+
+ARCHITECTURE c08s09b00x00p02n01i01512arch OF c08s09b00x00p02n01i01512ent IS
+
+BEGIN
+  TESTING: PROCESS
+    variable counter : integer := 0;
+  BEGIN
+    for i in 1 to 10 loop
+      counter := counter + 1;
+    end loop;
+
+    assert NOT( counter = 10 ) 
+      report "***PASSED TEST: c08s09b00x00p02n01i01512"
+      severity NOTE;
+    assert ( counter = 10 ) 
+      report "***FAILED TEST: c08s09b00x00p02n01i01512 - In loop statement, the reserved word loop must be followed by a sequence of statements, and the reserved words end loop"
+      severity ERROR;
+    wait;
+  END PROCESS TESTING;
+
+END c08s09b00x00p02n01i01512arch;